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ABSTRACT
The introduction of digital GaAs into modem high-speed computing 
systems has led to an increasing demand for high-density memory in these 
GaAs technologies. To date, most of the memory development efforts in 
GaAs have been directed toward four- and six-transistor static RAM's, 
which consume substantial chip area and dissipate much static power 
resulting in limited single-chip GaAs storage capacities. As it has 
successfully done in silicon, a one-transistor dynamic RAM approach could 
alleviate these problems making higher density GaAs memories possible. 
This dissertation discusses theoretical and experimental work that presents 
the possibility for a high-speed, low-power, one-transistor dynamic RAM  
technolgy in GaAs.
The two elements o f the DRAM cell, namely the charge storage 
capacitor and the access field-effect transisotor have been studied in detail. 
Isolated diode junction charge storage capacitors have demonstrated 30 
minutes o f storage time at room temperature with charge densities 
comparable to those obtained in planar silicon DRAM capacitors. GaAs 
JFET and MESFET technologies have been studied, and with careful device 
design and choice of proper operating voltages experimental results show 
that both can function as acceptable access transistors. One-transisor 
MESFET- and JFET-accessed DRAM cells have been fabricated and 
operated at room temperature and above with a standby power dissipation 
that is only a small fraction of the power dissipated by the best commercial 
GaAs static RAM cells. A 2 x 2 bit demonstration array was built and 
successfully operated at room temperature to demonstrate the addressable 
read/write capability of this new technology.
CHAPTER I - INTRODUCTION
1.0 The Emergence of LSI Digital GaAs
Since the beginning of the semiconductor age, silicon has been the 
material of choice in the manufacture of solid state integrated circuits. It 
has proven to be a well-developed reliable technology suitable for most o f  
today's integrated circuit applications. In recent years there has been an 
increasing demand for extremely high speed circuits for use in several 
specialized areas. Fundamental physical limitations inherent to silicon have 
prevented it from meeting the stringent requirements o f leading 
microwave, supercomputing, and optical technologies.
Gallium Arsenide (GaAs) is a compound semiconductor that is better 
suited for ultra high-speed applications than silicon thanks to higher free 
electron mobilities. Unfortunately GaAs has some undesirable properties 
which to date have kept it from becoming a widely used material, even in 
high speed applications. Perhaps the largest obstacle to gallium arsenide's 
development has been its poor electrochemical surface characteristics. 
High quality insulating dielectric material Cannot be grown or deposited on 
GaAs without forming an unacceptably high density of electrical defects at 
the semiconductor surface [15,26,27]. These defects to date have prevented 
the development of a true GaAs analog to the Si-SiCh MOSFET (Metal 
Oxide Semiconductor Field Effect Transistor), the workhorse transistor of 
the computer chip revolution.
The absence of a true insulated gate FET technology has seriously 
hindered the development of large scale GaAs integrated circuits. It is only 
recently that alternative technologies have overcome considerable 
processing and circuit design obstacles to achieve Very Large Scale 
Integration (VLSI) in GaAs. GaAs digital integrated circuits based on
Junction Field Effect Transistors (JFETs) and MEtal Semiconductor Field 
Effect Transistors (MESFET's) are infiltrating the high speed digital 
marketplace [44-51]. The Cray ID supercomputer is implemented in GaAs 
MESFET technology, and other companies like Gigabit, Vitesse, and 
TriQuint are marketing digital GaAs products used in .demanding high 
speed computing environments. McDonnell Douglas has produced a 
m odest 64 MIPS GaAs JFET RISC, microprocessor, while Texas. 
Instruments has successfully developed its own microprocessor using 
bipolar GaAs Emitter Coupled Logic (ECL).
1.1 The Need of Higher Density GaAs RAM
ALlthough significant progress has been made, further technological 
improvements are necessary if digital GaAs IC s are to offer competitive 
performance advantages over their silicon counterparts. This is 
particularly evident in the area of high-speed memory chips which are used 
as cache RAM's in ultra-fast computing systems. Figure L I shows a 
survey o f high-speed RAM chips reported from 1985 through 1990 in the 
form o f an access speed versus single-chip storage capacity graph. 
Although low capacity (< 16 Kb) GaAs SRAM chips compete well with 
their silicon counterparts, there is a glaring absence o f large capacity GaAs 
memory chips.
This absence is a serious obstacle to the development of high-speed 
GaAs computing systems. Computational system performance is enhanced 
by maximizing both the size and speed o f cache RAM. Inter-chip 
propagation delays and cost considerations make it advantageous to 
minimize the number of chips in a system cache RAM, and most modem  
microprocessors now include substantial amounts of on-chip cache RAM. 
If GaAs based computing systems are to take full advantage o f on-chip 












Figure 1.1 High speed RAM’s reported from 1985 through 1990. Note 
that GaAs RAM chip sizes do not exceed 16 Kb. This data was 
accumulated from References [44-50], [63-67], and [69-941.
41.2 Current State o f GaAs Memory - The SRAM Ceil
An analysis o f present-day GaAs memories reveals not only the 
reasons for their limited storage capacities, but also some of the difficulties 
in processing and circuit design that has hindered the widespread 
development o f digital GaAs !C s. T heb asic  storage element of GaAs 
digital memory is the Static Random Access Memory (SRAM) cell shown. 
in Figure 1.2. From a circuits point o f view the cell is nothing more than a 
pair of cross coupled inverters isolated from the bitlines by access 
transistors [57]. Positive feedback between the opposite-state inverters 
maintains the logic state during storage. Reading and writing is 
accomplished by turning on the access transistors with the wordline and 
appropriately sensing or drivingthebitlines.
When implemented in state of the art GaAs JFET or MESFET 
technology, the SRAM cell is too large and dissipates too much power to 
allow the practical fabrication o f large memory arrays. This fact is 
evidenced by Table 1.1, which surveys the performance of QaAs SRAM’s 
reported at the 1988 IEEE GaAs IC Symposium. In addition to the yield 
difficulties large die sizes produce, the intrachip propagation delays 
hamper Overall circuit perfomance. The area problem arises from the fact 
that at least four properly isolated transistors are needed for each bit. In 
standard LSI planar ion implanted FET processes the minimum distance 
between two adjacent FETs in GaAs is dictated by parasitic backdating 
instead o f minimum patterned feature sizes [37,38,40]. Gains made in 
shrinking individual device areas translate into smaller improvements in 
overall SRAM cell area.
The power problem is due to the fact that significant current is 
always being drawn by one of the cross-cOupled inverters of the SRAM, 
and that GaAs FET's are operated in overdrivemode for increased speed 
[43]. Complementary logic analogous to silicon CMOS could greatly 
reduce the power dissipation problem by cutting-off current flow through 
the inverters in an idle state [68]. This approach has not proven feasible 
however because GaAs hole mobilities are too low to make reasonably 
sized high-speed (i.e., high-current) p-channel FETs [109].
Word Line
Bit Line Bit Line
Figure 1.2 Circuit diagram of a Static Random Access Memory (SRAM)










Vitesse IKb MESFET [481 3 1 x 2 1 2.0 x 1.7 0.6 W 2.5 ns
Gigabit 4Kb MESFET [441 4 0 x 3 5 4.2 x 3.9 1.9 W 3 ns
Mitsubishi 4Kb MESFET [451 3 5 x 2 9 4.8 x 4.6 0.85 W 7 ns
McD. D. 16Kb JFET [471 4 9 x 3 2 8.2 x 5.6 0.68 W 16 ns
In contrast to the limited storage capacity of GaAs SRAM chips, 
Dynamic Random Access Memories (DRAM’s) manufactured in silicon are 
widely available in sizes of I and 4 megabits (Mb) per chip. 16 and 64 Mb 
DRAM chips have been repprted, and designs for 256 Mb chips are being 
researched [59,60,110-113]. • Although DRAMsS have- somewhat 'slower 
access times than SRAM’s, their immense storage capacities and low power 
dissipation have made them a predominant memory technology of the 
computer revolution. The basic storage element of the DRAM is shown in 
Figure 1.3. It consists o f a charge storage capacitor connected to the 
bitline through an access transistor.
Stored data is represented by charge stored on the capacitor, and 
access to the bitline for reading and writing is controlled by the transistor 
[573. In many DRAM designs the presence of a charge on the capacitor 
represents a logic one, while a neutral charge represents a stored zero. In 
the idle storage state the access transistor is turned off so that the capacitor 
and bitline are completely isolated from each other. To write the cell the 
bitline is set to either the logic I or logic 0 voltage, and the access 
transistor is turned on by the wordline. The connection through the 
tumed-on transistor forces the voltage on the capacitor to be nearly equal 
to the bitline voltage* and the capacitor remains charged when the access 
transistor is turned off.




Figure 1.3 The one-transistor Dynam ic Random Access Memory 
Y (DRAM )cell. ■
Reading the I-T DRAM cell focuses on determining the presence of 
stored charge. In contrast to the write operation where the bitline is set to 
a specific voltage, the bitline voltage is permitted to change during a read 
operation. The cell is addressed by turning on the access transistor with 
the wordline, and charge sharing between the storage capacitor and the 
bitline causes the potential of the bitline to change depending on the stored 
data. Though small, the change in bitline voltage is detected by a sense 
amplifier located at the end of the bitline, and a corresponding one or zero 
is passed on to the memory output circuitry. Because most of the charge in 
the capacitor is lost to the bitline through charge sharing, the data that was 
read must immediately be written back to the cell [57].
The one-transistor memory cell is considered "dynamic" because the 
stored data needs to be periodically refreshed as charge leaks from the 
capacitor over time. Refreshing is accomplished by simply reading and 
writing back the contents o f each memory location at regular intervals. If 
parasitic leakage mechanisms are large enough that cell storage times are 
too short, the DRAM chip will spend an inefficient amount o f time 
conducting refreshes instead of storing and retrieving useful data. With 
refresh rates on the order of 100 Hz and read/write access times around 50 
nS, typical silicon DRAM chips based on low-leakage MOSFET access 
transistors exercise storage time to access time ratios of well over 100,000.
Although the operation and design is inherently more complex than 
SRAM's, DRAM's offer a storage capacity gain that has made them the 
dominant semiconductor memory o f the computer revolution. The large 
storage capacities obtainable in DRAM's are largely a result o f  novel small- 
area implementations of the basic transistor-capacitor storage element 
[59,60]. Because the access transistor is turned-off in the storage state, 
standby power dissipation is minute and is not a limiting factor in DRAM  
chip design.
1.4 Statement of Thesis - Realization of GaAs DRAM Cells
Given the multi-megabit storage capacities that have been achieved 
with silicon DRAM's, it stands to reason that much higher GaAs bit
densities might be possible if  I -transistor DRAM cells could be 
implemented in GaAs. Unfortunately DRAM's rely bn very low-leakage 
capacitors and access transistors that prior to this work had only been 
implemented in silicon using the MOS technology that GaAs sorely lacks. 
This work was undertaken to develop and implement the first one- 
transistor dynamic RAM cells using the non-MOS technologies available to 
GaAs.
1.5 Thesis Overview 
1.5.1 Storage Capacitors
As the I-T DRAM cell consists of a storage capacitor and an access 
field-effect transistor, a Substantial portion of this thesis deals with the 
development and device physics of these components. Chapter 2 presents 
the extensive theoretical and experimental work done on storage capacitors. 
The capacitor design goals, namely high charge storage density and long 
charge storage time, are discussed in detail, and several schemes for 
capacitor implementation are proposed. Most of Chapter 2 is devoted to 
the PN junction charge storage capacitor, in which reverse-biased diode 
junctions are used to store charge [1,10,11]. Though simple, GaAs PN and 
PiN junction capacitors demonstrate half-hour storage times at room 
temperature, and excellent planar charge storage densities are achievable 
[1,2,4]. These experiments provided valuable insight into the physical 
leakage mechanisms that govern DRAM cell storage time.
L5.2 Access Transistors
As m ost LSI GaAs chips are implemented using JFE T s or 
MESFET's, these technologies are a natural choice for DRAM cell access 
transistors. Prior to this work conventional wisdom was that DRAM cells 
implemented with GaAs FET's would be too leaky and demand an 
impractical dynamic refresh rate [42], This work has experimentally
/  9 .
demonstrated otherwise [2,3]. Chapter 3 discusses the minimization of 
GaAs JFET and MESFET off currents through careful device design and 
choice of proper operating voltages. The physical mechanisms that govern 
doped-channel FET leakage are presented theoretically and experimentally, 
and performance limiting factors are identified. Among these are gate 
diode leakage * drain diode leakage, and short-channel effects. Methods for 
reducing critical leakages were investigated, including a novel MESFET 
processing technique that reduced off leakage currents by more, than a 
factor o f IOG [8,9]. The proper choice o f transistor thresholds and 
operating voltages is crucial to DRAM cell performance, so electrical 
design criteria that maximize storage time and access speetj while 
minimizing power dissipation are presented.
1.5.3 GaAs DRAM Cells
• •' ' • • ; ; - . ■ ' -/•' • . ' ■
This chapter combines the storage capacitor and access transistor
concepts presented in Chapters 2 and 3 into complete operational DRAM  
cells. The fabrication, characterization, and successful room-temperature 
operation of the first reported JFET- and MESFET-accessed DRAM cells 
is presented [2,3]. The cells were based on the experimental epitaxial PN 
junction capacitors and FET’s presented previously, so their behavior is 
compared with the results of Chapters 2 and 3. Just as isolated capacitor 
storage times shrank with smaller device sizes, the storage times o f  
complete DRAM cells will also decrease. This issue along with a variety of 
other GaAs DRAM cell design issues are discussed. Some GaAs DRAM  
Cell designs are proposed, and the some of the circuit design challenges 
issues that would be faced in the realization of large GaAs DRAM arrays 
are addressed.
1.5.4 Demonstration of a 2 x 2 DCAM Array
Although isolated FET-accessed cells were presented in Chapter 4, a 
small array of cells was constructed to conclusively demonstrate that GaAs
10
DRAM  cells can be individually addressed for reading and w r i t i n g .  
Chapter 5 describes the development, fabrication, and testing o f a 2 x 2  b i t  
experimental dynamic content addressable memory (DCAM) array.
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CHAPTER 2 - STORAGE CAPACITORS
... -
2.0 Introduction
This chapter deals solely with storage capacitor technologies that 
could be used to implement practical GaAs DRAM cells. A variety of 
technologies are available. The selection of the best capacitor technology is 
based on an evaluation of specific performance criteria, the optimization of 
which will profoundly impact the end capabilities of the complete DRAM  
chip. Though straightforward, the two most important criteria as outlined 
below are storage time and charge storage density. These design goals 
provide a strong basis for comparison o f the various potential DRAM  
storage capacitor implementations discussed in this chapter. Other 
capacitor design-performance criteria, such as temperature performance, 
can be viewed as spin-offs of the first two critical design goals.
2.0.1 Storage Time
The first critical capacitor design goal is maximization of storage 
time through the minimization of charge leakage mechanisms. The isolated 
capacitor storage time must be long enough that the overall DRAM chip 
can have an efficient refresh rate as discussed in Section 1.3. Given a 
capacitor with an initial charge at time t = 0, the storage time is defined in 
this work as the time it takes for the charge to decay to 36.8% (1/e) of its 
initial value. It should be noted that this definition of storage time does not 
correspond directly to the amount of time that a cell could operate between 
refreshes, because most DRAM schemes require over 95% of the initial 
charge to be present for a proper read operation to occur (Section 1.3).
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By dividing the measured 1/e storage time o f a particular DRAM cell by 
100, one can quickly calculate a reasonable estimate for the period of the 
refresh clock that would be required to operate a complete DRAM chip 
based on the given cell. As many silicon DRAM’s operate with refresh 
clock rates in the range of I KHz, 1/e cell storage times on the order of 
100 m sec would prove satisfactory.
2.0/2 Gharge Storage Density
The second critical capacitor design goal is the maximization o f  
stored charge per unit area, which is more commonly referred to as charge 
storage density. The criticality of this design goal cannot be understated, as 
largely it is improvements in this area that are driving silicon DRAM chips 
to 256 Mb and beyond. The amount of charge that needs to be stored in 
each individual DRAM cell is primarily determined by a variety of sense- 
amp circuit and noise error Considerations (Chapter 4). By increasing the 
charge per unit area, the DRAM cell can be made smaller, and ihofe data 
can be packed into the same chip area.
2.0.3 General DRAM Capacitor Structures
There are several general classes o f electrical charge storage 
elements that can be used as DRAM capacitors. Most silicon DRAM's are 
implemented using metal-oxide-semiconductor (MOS) storage capacitors, 
where stored data is represented by the presence or absence of an inversion 
charge layer in the capacitor (Figure 2 .1 )[58 ,59 ,60 ]. T heabsence of a 
true GaAs MOS technology excludes the MOS storage capacitor class from 
consideration in this work. Defect states at the semiconductor-insulator 
interface dominate the electrical characteristics of GaAs MOS structures, 
prohibiting the formation o f consistent charge layers near any GaAs 
surface [15,26,27,114].
Figure 2.1. Silicon MOS DRAM cells. After Reference [59].
A second general c 
which consists o f an insu 
plates . Variations of this 
storage elements o f some st 
large amount o f researc 
inclusion o f  experiments 
work. Nevertheless it 
dielectric capacitor is a vi 
Extensive work at P 
of a third general class of c 
junctions are used to 
particularly attractive 
compatible with GaAs . 
widespread use. The 




ass is die' bona fide capacitor o f  . Figure. 2.2a,; 
adng dielectric sandwiched' by two conductive 
approach, some of which are quite exotic, are the 
ate-of-the-art DRAM's (Figure 2.2b) [60]. The 
b e in g ' conducted', elsewhere-' precluded the - 
on true insulating dielectric capacitors in  this 
should' not be.., .overlooked' .-that■ ttae insulating' 
able GaAs DRAM charge storage option, 
urdue University has gone into the development 
harge storage element, in which isolated diode 
re charge [1-5,7,10-13]. - This ■.approach' is 
cause these diode junction capacitors are 
FET and MESFET technologies already in 
research detailed throughout this chapter 
e charge storage can be achieved in GaAs diode
As it is a primary topic of research, most of this chapter deals with 
the general theory, development, and behavior of diode junction charge 
storage capacitors. Section 2.1 describes structure and measurement 
technique first used to demonstrate charge storage on PN junctions, the
symmetric PNP capacitor 
with time through the re
The charge stored on these capacitors decays 
verse-biased leakage mechanisms described in
Section 2.2. Using the results of the previous sections, analytical 
expressions for the stored charge as a function time are derived in Section 
2.3, and key storage time issues are presented. Capacitor performance as a 
function o f  PN junction doping profile is discussed in Section 2.4, and it is 
concluded that performance generally improves with increased doping. 
Section 2.5 introduces the PiN junction capacitor, which improves the 
storage time o f heavily-eloped capacitors with very high Charge storage 
densities.
±





a) Simple dielectric capacitor DRAM cell
b) Dielectrically insulated capacitor trench DRAM cell. After Ref. [59].
Figure 2.2 Pure dielectric capacitor DRAM structures.
Section 2.6 detail^ experimental/ procedures/ while Section 2 / 7  
presents a vast array of experimental PNP results and compares them to the
actions. . Section ■ 2.8- describes ,experimental 
' investigations into AlxGai-XAs PiNiP devices which provided insight into 
fundamental physical leakage mechanisms that govern capacitor storage 
time. /  Section 2.9 documents am experimental effect;,whereby
capacitor ,storage times drop when large surface areas of ' t h e  N - r e g i o n  a r e  ■ 
uncovered. In Section 2.10, a novel arsenic suffide chemical treatment is 
applied to PNP capacitors to greatly reduce perimeter leakage and increase 
small-device storage times. Silicon DRAM’S have turned to 3-D trenched 
capacitor structures to increase: charge storage density, and;'t h e  t r e n c h i n g  
technique could also be applied to PN junction storage capacitors. Section 
2 .11 outlines an experiment in which epitaxial growth of satisfactory>PN 
junction diodes in and around etched trench sidewalls was accomplished for 
the first time [5,6],
Simple DRAM cell designs rely on non-symmetric P+NP' junction 
capacitors to accommedate undoped substrates* and Section 2.12 discusses 
the physical consequences o f capacitors implemented OU lightly doped 
substrates. Since most GaAs MESFET's and JFET's are implemented with 
ion-implanted technologies, Section 2.13 establishes the fact that acceptable 
low-leakage PN junctions have been achieved by ion-implantation. M the 
same manner that PN junctions can b e . used to store charge, metal- 
semiconductor Schottky diode junctions can also function as charge storage 
elements. Section 2.14 studies the feasibility of employing Schottky diodes 
as GaAs DRAM charge storage elements.
2.1 The PNP Charge Storage Capacitor
The concept of usin 
using the PNP capacitor 
stated otherwise, the dop 
discussions o f PNP capaci 
to be identical.
g PN junctions to store chargewas demonstrated 
structure- shown, in Figure 2.3. /Unless 'explicitly.' 
ings for the top and bottom P layers in any 
tors in most o f this chapter are always specified
2.1.1 Writing Charge to the PNP Capacitor
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With no charge stored in the capacitor, the middle N region is at 
ground and the PN junctions are in their zero bias equilibrium depletion 
widths (Figure 2.3a). Charge is written to the capacitor by applying a 
positive voltage to the right P contact (Figure 2.3b). This forward biases 
the right PN junction and reverse biases the left PN junction. Electrons 
flow out through the forward biased right junction and are not replenished 
by the reverse biased left junction. This pulls the N storage region to a 
positive potential. When the voltage applied to the top plate is suddenly 
restored to ground (Figure 2.3c), the potential of the N  region will remain 
positive because there is no immediate source of carriers to replace the 
electrons that were extracted when applied voltage was positive. The 
positive N-region reverse-biases both PN junctions.
2.1.2 PNP CapacitorCharge
The charge Q stored on the capacitor is given by the number of 
majority carriers extracted from the sandwiched N-Iayer during a write 
pulse:
Q = 2qA( Ndn a  I (W -W 0)
M N d + Na / 1 ' (2.1)
where Wo is the zero-bias equilibrium depletion width, W is the charged 
depletion width, and A is the device area. The factor of two accounts for 
the fact that there are two PN junctions in the PNP capacitor structure. The 
depletion widths are given by [52,56]:
w = V f(Vbi + VR) ( ^ S (2.2)
where Vr is the reverse-bias voltage across the PN junctions, and Vbi is the 
built-in junction potential given by:
c) Charged capacitor after bias pulse
Figure 2.3 PNP capacitor and charge storage band diagrams.
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for non-degenerate doping. Most of the experimental work presented in 
this report was carried out using capacitors based on one-sided step 
junctions. For the ease where the doping in the sandwiched N-region is 
much less than the P-Iayer dopings (i.e., N a »  Nd), Equation (2.1) 
simplifies to:
Q = 2qNDA(W -W 0) for Na »  Nd (2.4)
and (2.2) reduces to:
2es(Vbi +  V r )
qND for Na »  N d (2.5)
As discussed in the introduction to this chapter, it is critical that the 
amount o f charge a capacitor can store per unit area be maximized, as 
charge storage density greatly affects the size and performance of the 
complete DRAM chip. The combination of (2.4) and (2.5) immediately 
shows that:
Q a (N 0)172 for Na »  Nd (2.6)
Given a fixed N-Iayer voltage Vr , the charge density increases as the 
square root o f the doping, so the charge density is optimized by 
maximizing the capacitor doping. Figure 2.4 shows the calculated 
dependence of P+NP+ capacitor charge density on N0 when the N-region is 
at +1 V. Equations 2.4 and 2.5 also imply that charge densities go up with 
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Figure 2.4 PNP capacitor charge density as a function of lighter-side 
doping. A P-Iayer doping of Na = IO19 cm’3. Note that a I V 
to 2 V logic swing has a slightly lower charge density than a 0 
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Figure 2.5 PNP capacitor charge density as a function of voltage. A P 















2.1.3 PNP Capacitor Charge Measurement
The charge state of the PNP structure is monitored experimentally 
by measuring the device capacitance (Figure 2.6), For t < -tpw in Figure 
2.6, the equilibrium capacitance is merely the zero-bias depletion  
capacitance o f two PN junctions in series as depicted in Figure 2.3a. 
Following the application o f the positive bias pulse (t > 0)* both PN 
junctions are in reverse bias npnequilibrium as depicted in Figure 2.3c. 
The resulting increase in junction  depletion width is witnessed by the 
measured capacitance a tt  > 0.
Under reverse bias, the measured AC small signal capacitance of a 
PN junction (Cj) wiU primarily be depletion capacitance [52,56] :
C j  =  SSA
W
where es is the semiconductor dielectric constant, A is the device area, and 
W is die depletion width. Recalling the assumption that die top arid bottom 
P-Iayers were doped alike, the measured capacitance o f the PNP structure 
CpNP is the capacitance of the two identical junctions in series:
Cpnp  =  ^
£isA
2W (2.8)
The charge Q  on the capacitor can be calculated using (2 .8 )  to replace W 
and W o in (2 ,4):
Q = V sA 2Nnj S - 1 )
N C pnp C pnpo/ (2 .9 )
















Figure 2.6 PNP capacitor storage time transient.
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2.2 PNP Capacitor Charge Leakage Mechanisms
ideally there would be no leakage currents in t h e  PNP capacitor a n d  
it would retain the stored charge forever. However, actual d e v i c e s  
eventually return to zero-bias equilibrium due to the leakage of charge 
through the reverse-biased PN junctions* For the device of Figure 2 . 6  t h i s  
is witnessed by the eventual return o f the capacitance to i t s  i n i t i a l  
valueCpNPo a while after bias pulse application. The reverse leakage 
current Ir will govern the charge decay o f the device as:
(2.10)
For the voltages used in GaAs JFET and MESFET digital ICs (IVl < 2 ¥ ) ,  
this leakage is primarily due to thermal generation in the depletion regions. 
There is both a surface generation leakage current Ipg that scales with the 
perimeter of the device and a bulk generation leakage current Ipd that 
scales with the area of the device [1,2]:
Ir =  Ibg +  Ipg (2 .1 1 )
Provided the junction has been properly fabricated, other sources of 
leakage current appear to be negligible at any appreciable reverse bias 
(Section 2.2.3) [I]. ByVminimizing these reverse bias leakage currents, the 
time that the capacitor retains stored charge is maximized.
: : V . V:'  ; . ^ . ■
2.2.1 Leakage Due to Bulk Generation
One of the primary sources o f  leakage current in ,a ;reverse-biased 
PN junction is thermal generation o f  electron-hole pairs at bulk defect 
centers in the depletion region. For the PN junction pictured in Figure 2.7 












~ \  ; J-’
■ I,
Ibg = qA Gb(x) dx
■'(2.12);
where, A is the area:of the junction. The generation rate,G b ( x ) ; d e s c r i b e s
the num berof electron-hole pairs (ehp) per cm3-sec produced by t h e r m a l  
generation at point x in the, bulk depletion region. , T h e  b u l k  t h e r m a l '  
generation rate due to centers at a single energy level Et is given by [54]:
Gb(X) nj  - ri(x)p(x)
'tjpBfn(x) + nie(ET-Ei)/kT) + ii1B(p(x) + Die® - et^ t ) £2.13)
where %b and t^ b are the hole arid electron bulk generation lifetimes (sec), 
Er' is the energy level of the centers adjusted for degeneracy, E; is the 
intrinsic Fermi level, and nj is the intrinsic carrier concentration. The 
carrier concentrations n(x) and p(x) are specified by  :
n(x) = nie(FN(x) ‘ Ei(x))/kT 
p(x) = njei5^ *) - Fp(x))/kT
(2.14)
. V • . : '
r : ■' ■. '.
(2.15)
where Fn and Fp are the electron and hole quasi-Fermi levels.
An analysis of (2.13) as a function o f position in a reverse biased PN 
junction reveals that the vast majority of carriers will be generated in t h e  
region where Fp > Ex' > -Fn (Regions 3 & 4 o f Figure 2.7). This can be 
seen throughcareful evaluation Of (2.13) for each of the 6 regions of 
Figure 2.7. TJnder reverse bias the numerator o f (2.13) is always less than
Oi2. The quasi-Fermi levels are constant across the depletion region, and 
reverse bias implies that Fn - Fp is negative so that:
n(x)p(x) = n2e(pN ■ FpVkT = n2e^VR/kT (2.16)
is negligible in the numerator o f (2.13) for any appreciable reverse bias 
Thus the generation rate for regions 2-6 sim plify
Gb(x) V  ■ ■ Pj ■ • - ’ ■
-^(e^N • Ei(x))/kT e(Ex - Ei)/kT| _j_ ^g|g(Ei(x) - Fp)/kT _j_ g(Ei - Et)/1ctJ
(2.17)
In region 5, Fn > Et ' forces the electron exponential term o f the 
denominator of (2.17) to grow large, so the generation rate becomes small. 
Similarly, the generation rate will be small for region 2 where Fp < Ex'. It 
is in regions 3 and 4 where Fp > Ex' > Fn that the generation rate G b  ( x ) 
takes on a significant value.
Since the vast majority o f electron-hole pair generation takes place in 
Regions 3 and 4, it is naturally referred to as the generation width Wg- 
The generation rate within Wg is essentially independent of position:
Gb ___________flj
^Be(ET' Ei)/kT + TbBe i^ ' ET)/kT (2.18)
When TiiB and TpB are within about two orders of magnitude of each other, 
the exponentials in the denominator of (2.18) strongly favor R-G centers 
that are near Ei in energy. If the majority of bulk generation takes place 
through near-midgap R-G centers, the bulk generation rate becomes:
Gb = - L
1PB+ TbB (2.19)
Since most electron-hole pairs are being generated in Wq , and the 
generation rate is independent o f position within Wg , (2.12) can be 
simplified to:
lBG = qAGBWG (2.20)
The validity o f this expression for a symmetrically doped (Na = N d) 
junction is demonstrated by Figure 2.8, which compares J(x) calculated 
directly from full evaluation o f (2.12) and (2.13) based on midgap 
generation with J(x) calculated from (2.19) and (2.20) [I].
m 0.0
Distance (jim)
Figure 2.8 Simulated bulk generation current in a PN junction. The solid 
curve represents a  full evaluation of (2.13), while the dashed 
rectangle represents the leakage current approximation of 
(2.20). The calculation parameters are N a = Np == IO17 cm'3, 
Vr = 0.5 V, and = 10'7 sec. Alter Reference [I].
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At zero bias the depletion region is at its equilibrium width Wo and 
there is no net generation-recombination current. When a reverse bias is 
applied, the depletion width widens and generation current is produced. It 
therefore follows that the generation width Wg can be approximated to 
first order by [I]:
W g = W - W 0 = £ ( ^ | > u +- V ^ - ( V hJ*]
. q NaNd J (2.21)
Since Wg is function of both doping and applied reverse bias voltage Vr, 
the bulk reverse bias leakage Ibg is also a function of doping and voltage.
It should be noted that (2.21) is only a first-order approximation for 
the effective generation width. In one-sided junctions (N a »  N d or N d »  
N a), the effective generation width (i.e., the region where Fp > Ex’ > Fn) 
is larger than what is predicted by the W - Wo approximation in (2.21) [I]. 
A detailed discussion of this phenomenon is left to Reference 3, but its net 
effect is always less than a factor of two so it is considered only as a 
second-order effect.
2.2.2 Leakage Due to Surface Generation
The second major source of reverse bias generation current occurs at 
the surface o f the PN junction along the perimeter o f the device. This 
generation is governed by surface states according to [15,54]:
J  Ev
CnsCpSDrr(E)dE
Cnse  ^- ei^ t + cpse(Ei ■ e^ t
(2.22)
where cns and cps are the surface hole and electron capture Coefficients 
(era3 sec'1), and D n(E ) is the surface state density (cm ^ -eV '1). The 
assumption is often made that midgap surface states are dominant, in which 
case the perimeter generation rate simplifies to [15,54,115]:
where S0 is the surface generation velocity (cm/sec).
; Exact calculation o f .'surface generation c u r r e n t  i s  e x c r u c i a t i n g l y  
difficult due to trap-induced Fermi level pinning a t  t h e  G a A s  s u r f a c e =  
Despite these complications, there are parallels - to' t h e  b u l k  g e n e r a t i o n  
arguments presented in the previous section. A  d e t a i l e d  ' d i s c u s s i o n  a n d  
calculation o f the surface generation current is given in Reference I. The 
resulting first-order approximation for surface generation c u r r e n t  i n  a  
reverse biased GaAs PN junction is 11]:
IpG -  qGpWcP (2.24)
where Gp is the perimeter generation rate (ehp/cm2-sec) and P is the length 
of the etched capacitor perimeter. As one might intuitively expect from j 
parallel hulk generation arguments, the surface generation current is 
proportional to the generation width. A full calculation of (2.22) done in 
Reference I reveals that (2.24) is not as accurate as the bulk depletion 
current approximation (Figure 2.9).
2.2.3 Other Leakage Mechanisms
The leakage o f charge due to other leakage mechanisms is 
insignificant compared to generation current for the reverse biases of I 
interest. In GaAs the extremely low  equilibrium minority carrier 
concentrations result in a vanishingly small concentration gradient in the 
neutral regions under reverse bias, and this in turn rnakek the bulk 
diffusion current negligibly small [ I ]. Surface diffusion current is 
enhanced somewhat by the fact that Fermi-level pinning causes increased 
minority carrier concentrations at the surface. However, using reasonable 
assumptions for GaAs surface-state parameters, the surface diffusion 
current was calculated to be insignificant compared to generation for biases 







Figure 2.9 Simulated perimeter generation current in a PN junction. The 
solid curve represents a full calculation of (2.22), while the 
dashed rectangle represents the leakage current approximation 
of (2.24). The calculation parameters are N a = Nd = IO17 
cm'3, Vr = 0.5 V, and S0 = 4 x IO5 cm/sec. After Ref. [I].
Electrically active point'defects, such as oval growth - d e f e c t s  or 
spiking o f metal contacts through the junction, will naturally damage the 
diode; Most diodes found to contain such defects were rectifying, but the
reverse leakage current was typically .larger by a few. orders.M. magnitude.
These kinds of defects are considered to be a process yield, problem,, w h i c h ;  
is not-part o f this work. PNP capacitors that were recognized; a s  h a v i n g  
such faults' were discarded, and no 'datafrom them'is presented.or d i s c u s s e d ;
further.
2.3 PNP Capacitor Storage Time Theory
Now that the PNP capacitor has been introduced and- the physical ; 
mechanisms which w ill govern its storage time have been;discussed, .a" 
proper investigation into its dynamic behavior is in order. Section 2.3.1 
presents the theoretical basis for charge loss in a PNP capacitor using the 
generation current mechanisms described previously in Section 2.2. 
Section 2,3.2 discusses the scaling of storage times with device geometry 
that arises from bulk and perimeter generation mechanisms; Sections 2.3.3 
arid 2.3.4 draw simple connections between the I-V characteristics of a PN 
junction arid corresponding PNP capacitors storage times. Section 2.3.5 j 
discusses the dependence of storage time on device doping profile.
■2.3T'gS'torage..Time;Tninsierit'TheO'ry' v-
Consider a PNP storage capacitor that has already had a positive 
charge written to it by a bias pulse (Figure 2.3c). The charge Q Ori a PNP 
capacitor with N a »  Nd given in (2.4) can be expressed in terms of the 
( 2 . ^
Q = 2qANoWcj (2.25)
The rate at which charge leaks out o f the PNP capacitor is given by the 
total reverse-bias generation current. The total generation current from 
one junction is given by the combination o f (2.11), (2.20), and (2.24):
Ir -  Ibg +  Ipg =  qA G bW g + qGpWcP (2.26)
Since we have two PN junctions in the PNP capacitor structure:
= -2Ir = -2Ibg - 2Ipo = -2qAW0GB - 2qPWGGP 
dt (2.27)




Using (2.28) to substitute for Wg in (2.27) a first-order linear differential 
equation can be obtained:
(2.29)
The time solution of (2.29):
- (Ga + (P/A)Gp) ,
Q(t) = Q(0)e Nd = Q (O )C ^  (2.30)
is a decaying exponential function with a time constant of Xs, where:
'Cs _____N d
G b + y G p  
A (2.31)
'34
The above result is the first-order theoretical s t o r a g e  t i m e  o f  a  P N P  
capacitor with N a »  N d-
It should be noted that the above derivation is a first-order r e s u l t  
' based: on a number- o f first-order approximations. There are n u m e r o u s  
second-order effects, some o f -which are outlined ’in this - c h a p t e r  a n d  i n  
Reference I. Among these’are non-exponential charge r e c o v e r y  t r a n s i e n t s  
and dependence o f Xs on bias pulse magnitude. / . N e v e r t h e l e s s ' ■ t h e  
experimental results o f Section 2.7.1 demonstrate that this first-order 
derivation is an acceptable representation of what is physically o c c u r r i n g  i n  
most of the PNP capacitors examined in this work.
2.3.2 Dependence o f Storage Time on Device Lateral Geometry
The above results have some important implications. The most 
obvious is that the capacitor storage time can be dominated either by bulk 
generation or surface generation, or there can be significant contributions 
from both. If the capacitors on a given wafer are all bulk dominated (i,e., 
Ge »  (P/A)Gp for all devices), the storage times will be constant and not 
Change with capacitor size:
Ts = Nt> ' -  - - - - -
Ge ; . (2.32)
If on the other hand the capacitors are all perimeter dominated (i.e., Gb 
<<  (P/A)Gp for all devices), the storage times w ill vary with planar 
geometry as the inverse o f perimeter-to-area ratio:
xs ^
GP lP/ (2.33)
The storage times of perimeter-dominated devices will decrease as device 
sizes shrink due to the increase in perimcter-to-area ratio, $ay for example 
the length of the sides of a given square capacitor are cut in half. The new 
area w ill be 1/4 o f the previous area while the perimeter is  reduced to 1/2
its previous value. The new P/A is twice the original value, so one should 
expect a smaller perimteter-dominated capacitor to have half the storage 
time of the large capacitor.
The relative importance of bulk and perimeter generation can be 
ascertained by plotting IAs as a function of device perimeter-to-area ratio:
.L  = Gp P. + Ge.
Js Nd A Nd (2.34)
The above relation is nothing more than (2.31) re-written in the familiar y 
= mx + b linear form. By plotting the inverse storage times o f various 
sized capacitors from the same wafer and fitting it to a line, Gp can be 
extracted from the slope while Ge can be calculated from the y-intercept. 
In addition to providing valuable insight into the relative importance of 
bulk and surface leakage mechanisms, this data can be used to predict the 
storage time of any sized device on the wafer.
The scaling phenomena outlined above dictates that direct 
comparison of measured storage times between two separate wafers is 
consistent only when devices with like P/A are considered. Capacitors with 
unlike doping profiles w ill have different generation widths, so storage 
times will differ even if both wafers have the same generation rates. In 
light of this fact, the generation rates themselves are the fairest basis of 
comparison when analyzing wafer material quality .
2.3.3 The Capacitor Storage Time to Diode Current Relation
Because the storage time of a PNP capacitor is determined by the 
reverse leakage o f the PN junctions, a direct relationship between reverse- 
biased diode current density Jr and capacitor storage time Ts can be easily 
derived. An approximation for the reverse biased current density of a PN 
junction is obtained by dividing (2.26) by the junction area:
Jr = Jbg + Jpg =
36
-'TSiCf' combination.-of (2.31) and (2.35) yields an. approximate f elation for 
;:the leakage.-current density o f the junctions, of the/-PNP. capacitor ;in terms 
of fee capacitor's storage time;
jR  ^QWgNd
: Equation (2.36) allows one to predict the; storage time of a ..symmetric PNP 
■ -storage capacitor from . the measured 'reverse leakage o f  .a. P N 'junction - 
diode with identical junctions and planar layout geometry. Conversely,
. - knowing the storage .time of a symmetric PNP. capacitor,; one: can estimate j
the reverse-bias leakage of an analogous diode.
This concept was verified experimentally by thedatapresented in 
Section 2.7.3 [4]. Due to second-order effects (bias pulse variation of t$
[I]), this approximation has the limitation that the bias pulse applied to ; 
measure the storage time be in the neighborhood o f  the voltage used to ■ 
measure the reverse current density, and of course it only applies between 
devices with like P/A ratios.
2.3.4 W orst-CaseStorageTime Approximation
A Worst-case linear Storage time approximation can quickly be 
obtained by measuring the leakage current o f a capacitor diode at the 
voltage applied during a write pulse (iR(Vwrite))- By assuming the leakage 
out o f the capacitor is constant and not a function of voltage:
-  -2lR(Vwriie) = Constant , . ■ ;
Jl (2.37)
The; factor of two accounts' for top ,and bottom, junctions leakage. Relation''; 
(2.37) represents a conservative leakage estimate because the voltage oh die 
storage node at t -  O+ will actually be less than Vwdte- One can easily 
obtain an expression for the charge remaining in the capacitor as a function 
o f time:
37
Q(t) = Q(O) - (2.38)
Since is defined as the time after which 1/e o f the original charge is left, 
the worst case approximation for the storage time becomes:
(2.39)
The actual storage time is guaranteed to be longer than the linear 
approximation because the actual leakage current decreases with voltage, 
and the storage node voltage is less than Vwrite*
2.3.5 Numerical Simulation of Storage Time Transients
The storage time transient theory of Section 2.3.1 is based on 
several approximations that are accurate to first order. However, if  one 
chooses to build capacitors out o f diode structures that seriously 
compromise the validity of these approximations, the charge decay may 
become highly non-exponential. In these cases capacitor charge decay can 
be computed directly based on theoretical or measured diode I-V 
characteristics using a simple timestep computational simulation technique.
The charge Q on the capacitor at any time t can be used to calculate 
the voltage Vr across the capacitor diode junctions (via (2.1) and (2.2) for 
the PNP capacitor). Using either theoretical or measured diode I-V 
characteristics, a leakage current Ir can be obtained from the voltage, and 
this leakage current in turn is used to calculate the amount of charge that 





Thus a simple computational loop based on:
QC* + At) -  Q(t) - Ik(VR(QCt)J) At
can be set up to calculate the c h a r g e  d e c a y  Tran'rient, '!TMs' n u m e r i c a l  
technique can ’ be applied :t o ’. a n y  d i o d e  ' . j u n c t i o n  c a p a c i t o f ■ s t r a e t u r e ,
regardless o f the physical mechanisms d o m i n a t i n g  c h a r g e - l e a k a g e : - ' -
2.4 Theoretical Effect of Doping Profile
It has already been shown that charge density i n c r e a s e s  
capacitor doping (Section 2,1.2). Capacitor storage t i m e s  a r e  a l s o  d i r e c t l y  
affected by the junction doping profile. Equation (2,31) suggests that 
capacitor storage times will increase directly with lighter-side d o p i n g .  
This effect arises from the combination o f decreased generation width W q  
in (2.21) and the increased charge storage density o f (2.25).
There are limits however to the storage time advantage gained by 
increased doping. As the lighter side doping is increased to degenerate 
levels! the depletion width shrinks (Figure 2.10) and built-in electric f i e l d s  
swell (Figure 2 .11) to the point where other physical leakage mechanisms, 
such as tunneling, avalanching, and field-enhanced generation, could 
increase junction leakage [1,232,56].
2.4.1 Field-Enhanced Generation
It turns out that the primary parasitic leakage mechanism in highly 
doped PN junctions at the reverse biases o f interest (IV r I < 2 V) is field- 
enhanced thermal generation occurring in the bulk material [1,2]. As 
depicted b y  Figure 2.12, the field enhanced generation phenomenon is 
nothing more than thermal generation that has been enhanced by the 
presence o f a large electric field [99,100]. Carriers at a generation site 
must escape the Coulombic spatial potential of the center to carry leakage 
current. The presence of a strong electric field alters the shape of the 
potential; effectively lowering the barrier carriers must surmount to
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Lighter-Side Doping (cnrr3)
Figure 2.10 PN junction depletion width as a function o f lighter-side 
doping. The solid line represents the equilibrium depletion 
width, while the dotted line is the depletion at IV  reverse 
bias. The calculation was carried out assuming a step 















Lighter-Side Doping (cm ‘3)
Figure 2.11 PN junction peak electric field as a function of lighter-side
doping. The solid line represents the equilibrium peak field, 
while the dotted line is §peak at IY  reverse bias. T h e  
calculation was carried out assuming a step junction with Na 
= IO19 cm'3. -
become mobile. This phenomena, also referred to as the Frenkel-Poole 
effect [99,100], causes the bulk generation carrier lifetimes TiiB and t^ b to 
be a function of electric field. For reasons given in Reference I, field- 
enhancement does not significantly affect surface generation.
A simple one-dimensional approximate model for barrier lowering 
was derived by Frenkel [99]:
AE = 2
V Ttes (2.42)
where AE is the barrier lowering in eV , Es is the high-frequency 
semiconductor dielectric constant in F/cm, and e is the electric field in 
V/cm. Figure 2.13 plots the barrier reduction AE in GaAs as a function of 
the electric field calculated from (2.42). Following model for thermionic 
emission of carriers over a potential barrier, the dependence of TnB and t^ b 
on electric field e could be modelled by [100]:
T= xfe = 0) e- AE/kT = x ( e= 0) exp1— a I  -3^-)
v 7 1 1 \kT V KCs I (2.43)
The carrier lifetim es that affect bulk generation are exponentially  
dependent on the square root of the electric field. Since the electric field 
within a PN junction is a function of position, complete modelling of G b ( x ) 
within the framework o f (2.13) would have to include position-dependent 
carrier lifetimes and ^ ( x ) .
In silicon the field-enhanced theory given above has been found to 
greatly overestimate the experimentally observed effect [100,117,118]. 
Nevertheless, equations (2.42) and (2.43) qualitatively represent the physics 
of field-enhanced generation that is observed in heavily doped PN junction 
storage capacitors. The exponential dependence o f Ti1B and ^,b on electric 
field via (2.43) implies that undesired field-enhanced generation is its 
greatest where le(x)l is a maximum. As capacitor junction doping increases 
towards degenerate levels, the storage time advantage suggested by (2.31) 
will at some point be negated by field-enhance generation from increased
41
£= O £ >  G
Figure 2.12 I-D  pictorial representation o f  field-enhanced -
lowering. The Gdulombic potential o f a  generation s i t e  i s  
altered - by - the electric field - causing a r e d u c t i o n ;  in .the 
effective barrier height. After Refs. [1,100].
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Figure 2,13 Barrier' lowering as. a function'of electric f i e l d . . ; T h e - l e f t  a x i s  
shows the theoretical barrier lowering from (2i42), while the 
\ y  right axis, shows’ the corresponding thetihioriic:eniissipnTactor-- 
from (2.43). The top axis is a reference to the peak PN 
junctionbuilt-in fieldsfor 'the: lighter-side, d o p i n g s - s f i o w n ,  : -
'■Ka
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built-in junction fields (Figure 2.11). Experimental documentation of this 
effect for GaAs PNP capacitors is presented in Section 2.7.
2.5 PiN Junction Capacitors
The detrimental leakage mechanisms associated with the high built-in 
field and narrow depletion width of a heavily-doped junction can be 
alleviated somewhat by the introduction of a thin undoped layer between 
the heavily doped P and N regions, or in other words switch from a pure 
PN junction to a PiN junction. The insertion o f the i-layer widens the 
depletion region some, but it also reduces the magnitude of the electric 
field across the junction to cut down on field-enhanced generation leakage. 
Unfortunately it also results in a charge density penalty, as device 
capacitance is decreased by the widening of the depletion region.
A quantitative understanding of PiN junction physics is needed to 
properly evaluate the storage time versus charge density trade-off. This 
section presents a comprehensive discussion of relevant PiN junction theory 
as it applies to GaAs charge storage capacitors. Section 2.5.1 derives 
quantitative PiN junction electrostatics within the framework o f the 
depletion approximation. Section 2.5.2 discusses the leakage characteristics 
of PiN junctions, and concludes that PiN junction leakage can be 
approximated to first order by the PN junction leakage physics of Section 
2.2. Finally, theoretical PiN capacitor performance trade-offs are 
discussed in Section 2.5.3.
2.5.1 PiN Junction Electrostatics
The PiN junction is very similar in nature to a PN junction. Most of 
the physical differences between PN and PiN junctions can be understood 
through the graphical representations of junction electrostatics is given in 
Figure 2.14. The N and P dopings are taken to be the same for both 
structures, and the unintentional background i-layer doping is much less 
than N a and N d and taken to be zero. Because there is no difference
between the-neutral region Fermi l e v e l s ,  t h e  built-in j u n c t i o n  v o l t a g e  V m  
given by (2.3) is the same for b o t h  j u n c t i o n s .  ' U n d e r  t h e  s a m e  a p p l i e d  b i a s  
V a , the integral of t h e  electric f i e l d  f o r  both-, structures' m u s t  t h e r e f o r e  a l s o  
be equal [52,56]
(Vbi - Va)pn = (Vm - VaJpin e(x) d x
( 2 . 4 4 )
As can ,be seen in Figure 2.14, there are c l e a r  s i m i l a r i t i e s  b e t w e e n :  
the electrostatics o f  the-doped regions o f  b o t h  j u n c t i o n s .  ■ A s i d e  f r o m  t h e  i -  
■ region, the ''.electric profiles o f the PN junction a n d  P i N  junction a r e  
essentially the same. The only difference in e(x) f o r  the P i N  d i o d e  d o p e d -  
regions and e(x) for the PN diode is the disparity in peak e l e c t r i c  f i e l d .  
This disparity arises from the voltage drop across the i - l a y e r  V i  w h i c h  i s  
givenby:
Vi = -SpeakXi (2.45)
Since 8peak in Figure 2.14 is a negative quantity, V,; defined in the above 
manner is positive. The electrostatics of biased PN junctions c a n  be 
derived from zero-bias equations by simply replacing V b i w i t h  V b i -  V a  
[52]. Similarly, one can calculate the PiN diode doped-region electric 
profiles from analogous P N  junction equations shifted b y  - V m  F o r  
example, the sum of x’n and x'p in the PiN diode (Figure 2.14b) under b i a s  
V a i s  the depletion width, of the analogous P N  diode ( F i g u r e  2 . 1 4 a )  u n d e r  
applied bias V a - Vi. The depletion width of a PN junction under applied 
' bias Va is [52]: :: ■. '■ ■
w = x n + x p = (V h (2.46)
Using the above arguments one can write a doped-region depletion w i d t h  
W  for the PIN device using the PN junction equation shifted by Vi*
I'




a) PN Junction b) PiN Junction
Figure 2.14 Comparison o f PN and PiN junction electrostatics. Both 
structures are assumed to have the same N and P doping 
concentrations.
W x ’n  +  x 'p Na -I-Nd 
N a N d  ;
Note that W' is the depletion In t h e  d o p e d  r e g i o n s  o f  t h e ,  P I N ,  d e v i c e
not the total depletion width o f  t h e  P i N  d e v i c e .  T h e  t o t a l  depletion'.
o f  the P iN  junction is given-by (Figure 2.14b):' • ;
W p iN  — W ' 4* Xi = X*n  + x ’p + Xf . (2.48)
The ratio of W to W  can be calculated from (2.46) and (2.47):
w _ Vvm-Va
W' W bi- V A - Vi  (2.49)
Application of similar arguments to xn and xp leads to:
XN _  Xp „  V V h i - V A
7"x’n ::-;xV;.: W bi - v A - Vi ; ' / ' ( 2 3 0 )
The peak electric field in the PN junction is given by [52]
Efelk = qNDXN _ qNAxP 
Zs . Zs
while the peak electric field in the PiN junction is:
(2.51)
EPeak qNpx’N _  qNAx’p 
■ . £s Zs ( 2 . 5 2 )
The ratio o f Q>eak to £peakfrom the previous three equations is:
gPeak =  V V h i - V A
E1Peak V V b i - Va - V i (2.53)
' : A : ',%;-
" (
Using the definitions of Figure 2.14, the voltage drop across the PN 
junction in terms of the peak PN electric field epeak is [52]:
(Vbi - Va)pn = Xp Q>eak + -^ xN Speak
JLd (2.54)
while the voltage drop across the PiN junction in terms of the peak PiN 
electric field e'peak is:
(Vbi -  V a Jp in  =  J  x 'p  e ’peak +  x 'n  Speak +  xi EPeak ^  ^
Since (2.54) and (2.55) must be equal according to (2.44):
2  x P Speak +  x N ^ ea k  =  ^  x P Epeak +  ^  x N Speak +  x i SPeak
(2.56)
The above equation can be re-written in terms of the depletion widths 
defined in (2.46) and (2.47):
I W Jfc* = ( I w t x 1)Eteak.
(2.57)
Replacing W' and §>eak using relations (2.49) and (2.53):
l w V v t i - v ^ eipeak = I w v v Di - V a - Yl ^ peat + XiE W  
2 VVbi - V a - V i 2 W bi - Va
(2.58)
Substitution of (2.46) for W and (2.45) for Vi and algebraic simplification 
produces:
2 V ¥ 1 ^ 1  Xif£peak^  +  ^ V b i - v A +  e'peakXi e’peakXi = 0
(2.59)
The trivial e'peak = O solution to (2.59) can be discarded.yielding:
2 q i  NaNd
I 2es /Na + Np e’PeakXi = 0
( 2 . 6 0 )
Given layer dopings, i-region t h i c k n e s s ,  and a p p l i e d  j u n c t i o n  v o l t a g e ,  
(2.60) can be quadratically solved f o r  e'peak < 0. ■ O n c e  t h e  p e a k  P i N  
electric field epeak is known, the junction distributions p(x), p/x), a n d  'Y ( x )  
in Figure 2.14b can be calculated in a straightforward manner.
; 'Figures 2.15. and 2.16 show PiN junction d e s i g n  c u r v e s  c a l c u l a t e d ,  
from the above, relations. For heavily d o p e d  j u n c t i o n s  an i-layer t h i c k n e s s  
of several 100 A more than halves the peak built-in e l e c t r i c  f i e l d  ( F i g u r e  
2.16), but it also causes an increase in overall depletion w i d t h  ( F i g u r e  
2.15). Figure 2.17 shows that the e'peak increases s o m e w h a t  u p o n  t h e  
application of reverse bias, but at the small biases (Vr < 2V) p r o p o s e d  f o r  
GaAs DRAM applications the majority of the field is built-in in nature.
2.5.2 PiN Junction Leakage
This section discusses the leakage physics of the PiN junction, which 
turns out to be nearly identical to PN junction.. As with the PN j u n c t i o n ,  
the primary source of leakage is thermal generation of electron-hole pairs 
in the depletion region. Excluding field-enhanced generation "effects, 
arguments analogous to those in Section 2.2 can be presented that lead to a 
nearly constant generation rate over a. given generation, w id th ;. This is 
demonstrated by the calculation of Figure 2.18, which uses (2.13) with a 
full band structure obtained from the PiN junction electrostatics outlined in 
the previous section. Because generation in the PiN junction is essentially 
constant across a generation width Wg , the bulk leakage current is 
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Figure 2.15 PiN junction depletion width as a function o f i-layer 
thickness. A P+iN junction with N a = 2.0 x 1019 cm"3 was 
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Figure 2.16 FiN junction peak electric field as a function o f !-layer 
thickness. A P+iN junction with Na = 2.0 x  IO19 cm'3 was 
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Figure 2.17 Comparison of PiN junction peak electric field between Vr = 
0 and I V. Under the reverse biases of interest, the majority 
of the electric field is built-in in nature. A P+iN junction with 
Na = 2.0 x IO19 cm'3 was assumed for the calculation.
/ '
- Since,the presence of the undoped i-layer makes the -overall depletion
width of a PiN junction larger than a similarly doped PN junction (Figure 
2.15), one would naturally, expect a corresponding .increase ,in the 
generation width Wo- Figure 2.19- compares the generation occurring; a t : 
0.5 V reverse bias-between a PN junction1 and. a PiN junction with an i- 
layer thickness o f 300A. Like Figure 2,18 this simulation used a- M l band 
structure plugged into (2.13), but field-enhanced generation is. ignored by 
taking the carrier lifetim es ths and Tpp to be constant. The effective 
generation width is slightly wider for the PiN junction, but the difference 
is less than a factor o f two. It thus seems reasonable that the thermal" 
generation-current o f a PiN-junction can be approximated, to first order by 
the same thermal generation theory that was presented in Section 2.2, at 
least for the sub-2V applied biases and sub-SOOA i-layer thicknesses 
employed in this work.
Exhaustive calculations like those in Figures 2.18 and 2.19 could be 
carried out for various dopings, i-layer thicknesses, and dominant 
generation center energies. Though mildly interesting, these calculations 
amount to little more than chasing down second-order effects. Becaiise the 
field-enhanced emission theory given in Section 2.4.1 greatly overestimates 
the actual effect^ inclusion of (2.43) in a full-blown simulation o f (2,13) 
does not yield meaningful quantitative results that can be matched by 
experimental measurements.
Despite the inability to reach accurate quantitative conclusions 
concerning bulk field-enhanced emission, this mechanism is responsible for 
major storage time performance differences between heavily-doped  
experimental PN and PiN junctions. The measured data presented in 
Section 2.7 shows that the small increase in Wg is more than offset by the 









Figure 2.18 Simulated bulk generation current in a PiN junction. The 
curve represents a full evaluation o f (2.13) neglecting field- 
enhanced generation. The parameters are N a = Nd = IO17 
cm'3, Xi = 300 A, V r  = 0.5 V, and ThB = TpB = 10'7 sec.
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«*— 300 A —► Nn= 10
Position (pm)
Nn= 10 cmNa= IQ cm
Figure 2.19 Comparison o f simulated bulk generation between a PN and 
PiNjunction. The curve represents a full evaluation o f (2.13) 
neglecting field-enhanced generation. The calculation  
parameters are V r  = 0.5 V, and t^ b  = = IO"7 sec.
55
2.5.3 Theoretical PiNiP Capacitor Performance 5
The derivation o f PiNiP storage capacitor theory is completely 
analogous to the PNP storage capacitor theory outlined in Sections 2.2 and 
2.3, except that PN junction physics must be replaced with PiN junction 
physics. Careful observation o f Figures 2.16 and 2.20 reveals the nature of 
the PiN junction capacitor design trade-off. One must choose dopings and 
i-layer thicknesses to maximize charge densities while keeping the built-in 
fields low enough that field-enhanced generation does lead to excess 
leakage that will kill capacitor storage times.
Like the PNP case, the charge in the capacitor is given by the 
number of majority carriers absent from the positive N-layer:
Q = 2q4  NdNa I (W  - W 0)
M N d + Na / 1 1 (2.61)
where W 0 is the doped-region depletion width W  defined in (2.47) at V a 
= 0. Figure 2.20 shows the theoretical charge density of a P+iN iP + 
structure as a function of i-layer thickness at an N-Iayer bias o f +1 V. The 
decrease in charge density with i-layer thickness arises from the fact that 
some of the applied voltage is dropped across the undoped region, and this 
drop does not extract any majority carriers to contribute to capacitor 
charge. Expression (2.9) which relates measured PNP capacitance with 
stored charge is also valid for PiNiP capacitors, as can be witnessed by the 
combination o f (2.8), (2.48), and (2.61).
As discussed in the previous section, the leakage of the PiN junctions 
can be approximated to first order by the PN junction leakage theory of 
Section 2.2. The effective generation width is thus approximated to first 
order by (2.21), which can be re-written using (2.48) as:
W g = W - W 0 = W - W o (2.62)
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Figure 2.20 PiNiP capacitor charge storage density as a function of doping 
and i-layer thickness. The calculation was carried out 
assuming a 0 to IV logic swing on the N-region and a P-Iayer 
doping of Na = 2.0 x IO19 cm-3.
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Q NdNa 
Nd + N a
Wg
(2.63)
which simplifies exactly to (2.25) for the case where Na »  Nd-
The approximations for PiNiP capacitor charge and leakage are the 
same as for the PNP capacitor. It therefore follows that the first order 
PNP storage time transient theory of Section 2.3.1 also applies to the PiNiP 
capacitors investigated in this work. The only significant difference 
manifests itself in the apparent bulk generation fate Gb via field-enhanced 
generation. Again, this effect is documented experimentally in Section 2.7.
2.6 Experimental PNP Capacitor Procedures
Now that a theoretical basis has been laid down in the previous 
sections, a thorough experimental investigation of GaAs PNP capacitors is 
in order. This section outlines the procedures used to conduct 
experimental studies on PNP and PiNiP capacitor structures.
2.6.1 CapacitorFabrication
Most of the PN junction storage capacitors presented in this work 
were of the mesa-isolated epilayer variety shown in Figure 2.21. As many 
runs with differing layer dopings and thicknesses were carried out, only 
the generalities of PNP and PiNiP device fabrication are discussed here. 
Runsheets outlining specific fabrication procedures are given in the 
Appendices. A highly conductive P+ (lOO)-oriented GaAs substrate was 
used as the starting material. All growths started with a P+ buffer layer 
(N a > IO19 cm'3) to minimize the propagation of substrate-induced crystal 
defects into device active areas [15,114]. The layers were grown so that 
the top and bottom junctions were as similar as possible. The active N and 
P layer thicknesses xp an xn were designed so that they were never entirely 
depleted at junction biases of less than 2 V. All growths were capped with 
P+ layers to facilitate highly conductive non-alloyed contacts to the top of
Au C on tact
P+ 1 0 1 9 e m '3
I  x PTop P "  ^ATop
I  X i ;:i ... U n d o p ed
t  X N N d
I  x i i U n d o p ed
f  x PBottom P. ^ A  “ ^ABottom
Buffer Epiteyter P+ IO19Cm'3
■'/'> “ ■ ■ '___  ■
P+ GteAs S u b stra te
a.) PiNiP Capacitor
Au C on tact
P+ 1019cm'3
f  x PBottom P N a  =  N a to p
W x N N
f  x PBottom P N a = Nao wA ABottom
B u fferE p iIayer P+ 1 o19 c m 3
P+ G a A s S u b stra te
b.) PNP Capacitor
Figure 2.21 Experimental PNP and PiNiP capacitor structures.
59
the device. Metal contacts to the top of the capacitors are evaporated and 
patterned by liftoff in the first masking step. Fabrication is concluded by 
the second mask step, a patterned wet etch to define the mesas. To insure 
good electrical contact to the substrate during characterization, capacitor 
wafers were mounted onto a mechanical substrate using either indium or a 
conductive paint.
2.6.2 Electrical Measurement of Storage Time
As outlined in Section 2.1.3, experimental observation o f charge 
decay was accomplished by measuring the device capacitance. Storage time 
measurements were conducted on the apparatus pictured in Figure 2.22. A 
MicroManipulator probe station inside a shielded dark-box was used to 
contact the devices, and all storage time measurements were carried out in 
the dark. A hot-chuck with built-in heating elem ent and J-type 
therm ocouple was used to perform high temperature device  
characterization. A Boonton 72B meter was used to monitor device 
capacitance, and data from the meter's analog output was recorded on a 
Tektronix 11401 digitizing oscilloscope. Manually triggered single-shot 
pulses were fed to the device via the capacitance meter bias inputs. In most 
cases the pulse height was 1-V.
Figure 2.6 was constructed using actual storage time measurement 
waveforms. The top trace is the applied voltage pulse, while the bottom 
waveform is the response of the capacitance meter. As discussed in Section 
2.1, charge is written to the capacitor by the positive bias pulse, and the 
return o f the device to equilibrium is monitored through the capacitance. 
With the device carrying its largest charge at t = O+, the capacitance takes 
on its minimum value C p n p (O ). As the device charge decays, the measured 
capacitance Cpnp correspondingly increases until it is restored to its zero- 
charge equilibrium value C p n p o - Using (2.9) it is possible to calculate 
charge from the measured capacitance, and that data in turn could be 
logarithmically fit to (2.30) to produce an accurate exponential time 
constant.
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Figure 2.22 Schematic representation o f experimental apparatus used to conduct PNP capacitor storage 
time measurements, v
is made throughout the rest o f this dissertation^ Section 2.7.1 demonstrates 
the experimental validity o f this assertion in detail.
2.7 PNP Capacitor Experimental Results
Previous sections o f this chapter described the general theory of PN 
junction storage capacitors. This section summarizes the experimental data 
collected on PNP storage capacitors to date. This data supports most of the 
general arguments presented in Sections 2.3, and an effort is made to 
correlate physical theory with experimental observations. Although most 
of the text is focused on physical device phenomena one should not lose 
sight of the key result of these experiments, namely that PN junction 
capacitor storage times are long enough for use in a practical GaAs 
DRAM.
2.7.1 Verification of Storage Time Measurement
This section demonstrates the validity of the first-order exponential 
storage time approximation (2.30) for a PiNiP storage capacitor structure. 
An ALE-grown PiNiP capacitor ( N a  > IO19 cm'3, N d  = IO17 cm'3, X1 = 310 
A, and A = 140 x 160 pm2) yielded the room-temperature storage time 
transients of Figure 2.23. The upper trace is the measured capacitance 
transient C p N p (t) , while the lower trace is the calculated charge transient 
Q(t) obtained by plugging measured capacitance data into (2.9). The time 
constants found by locating the 1/e decay point on the two curves differ by 
less than 5%.
The exponential behavior o f the charge and capacitance recovery 
transients can be checked by plotting their normalized values on a 
logarithmic scale. As the charge in (2.30) follows a simple exponential 
behavior, so will the normalized charge Q N orm (t):
Q Norm (t) —












Figure 2.23 PiNiP device capacitance and charge recovery transients. The 
'T/e capacitance recovery occurs at t = 1982 seconds, while the 
1/e charge recovery occurs at t = 1890 seconds.
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By defining thenormalized capacitance CpNPNorm as:
CpMPNiIorm
CpNp(t) - CpisjF(O)
Gf w o  - G p n p (P) (2.69)
I - CpNPNorm will have a simple exponential Behavior:
d-Gm>Norm = e ^  (2.70)
I f  the charge and capacitance transients are truly exponential, then (2.68) 
and (2.70) imply that logarithmic plots of QNorm(t) and I - CpNPNorm(t) will 
be linear, and the inverse slope will yield the exponential time constants.
Bignre 2.24 shows the logarithmic plots o f QNorm (t) and I - 
CpNPNorm(t) for the recovery transients of Figure 2.23. The exponential 
behavior predicted by first-order storage time theory (Section 2.3.1) is 
illustrated by the high linearity of the plots. The storage time constants 
extracted from the slopes not only fall within 5% o f each other, but are 
also within 5%  o f the time constants calculated from the 1/e recovery 
points in Figure 2.23. The simplified storage time measurement procedure 
described in Section 2.6.2 thus appears to be justified, and in particular the 
assumption that Ts = Ie seems valid. The exponential nature o f the charge 
recovery suggests that the first-order approximations of Sections 2.2, 2.3, 
and 2.4 apply quite well to actual devices.
2.7.2 The Light-Off Transient
The accurate measurement o f the zero-charge equilibrium  
capacitance C pnpo is vital to the determination of the 1/e capacitance decay 
point. However, the determination of of C pnpo is non-trivial in capacitors 
with long storage times, due to the fact that it takes a considerable amount 
of time for a perturbed device to return to equilibrium. Excess carriers 
generated by light from the microscope during probe manipulations put the 
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Figure 2.24 PiNiP normalized capacitance and charge on a logarithmic 
scale versus time. The linearity demonstrates the exponential 
behavior o f the recovery transients, and the difference 
between the time constants calculated from the slopes is less 
than 5%.
forward biased. At low N-region voltages the forward current is small 
enough that it takes a considerable amount of time for the device to return 
to equilibrium after the light has been turned off. This phenomenon is 
referred to as the light-off transient. Exact measurements have not been 
conducted, but a general experimental observation is that light-off transient 
decay times are in the general neighborhood o f capacitor storage times. 
Figure 2,25 shows the light-off transient taken from the PiNiP device of 
Section 2.7.1.
i. . ' ■ .
2.7 3 Experimental Scaling Dependence
The storage time expressions derived in Section 2.3 imply that Ts 
will scale with the device perimeter-to-area. The scaling phenomenon is 
observed experimentally by applying (2.34) to plots of 1/Ts versus P/A. 
Figure 2.26 shows the 130 °C scaling behavior o f capacitors fabricated 
from an MBE-grown P+iN+iP+ film (Na > IO19 cm'3, Np = IO18 cm'3, xj = 
300A). Consistent with the arguments presented in Section 2.3.2, the 
storage times decrease as device sizes shrink due to the increasing P/A 
ratio. The non-zero slope demonstrates via (2.34) that perimeter 
generation plays a non-trivial role in the storage time performance of 
devices on this wafer. Furthermore the non-zero y-intercept indicates that 
bulk generation is also significant, as the maximum bulk-limited 130 °C 
storage time for this film is about two seconds.
An alternative method o f documenting the scaling behavior is 
suggested by (2.36), which inversely relates the storage time Ts of a PNP 
capacitor to the reverse leakage current density Jr of its PN junctions. By 
measuring the current density o f diodes under the appropriate reverse bias, 
(2.36) or (2.39) can be used to roughly predict device storage times of 
analogous PNP capacitor structures. Given no major differences in 
material quality, this rough approximation is valid as long as the voltage at 
which the diode current density is measured is similar to the potential that 
the capacitor N-region is charged to by a bias pulse. O f course the scaling 















Figure 2.25 Light-off transient of a PiNiP storage capacitor. The light is 
turned off around t = 0, but after 1000 seconds the device 
hasn't returned to equilibrium.




Perimeter / Area (1/pm)
Figure 2.26 Stcrragf time performance o f P+IN+IP- capacitors versus 
perimeter-to-area ratio. This plot shows that both bulk 
generation and perimeter edge generation are significant 
leakage mechanisms lim iting capacitor storage time.
Parameters: Na > IO19 cm'3, Nd 
After References [11 and [2].
IO18 cm'3, and X1 = 300A.
compared. It is important to note that junction leakages cannot be 
ascertained through picoammeter measurements of PNP structures, due to 
the fact that parasitic bipolar action w ill amplify the current. (The
measurement would correspond to a measurement of Iceo =  Icbo(P dc + I) 
on a bipolar transistor [119]).
Current and storage time measurements were carried out on the 
analogous PiN+ diode and PiN+iP capacitor structures shown in Figure 
2.27. The PiN+ diode reverse leakage Currents were tdo small for 
measurement with a picoammeter at room temperature, so characterization 
was conducted at temperatures above HO °C. Table 2:1 eompares
measured PiN+iP storage times (TsMeas) with storage times calculated 
(^scaic) by inserting PiN+ diode current densities measured at IV  reverse 
bias (JM eas(-lV)) into (2.36). It should be noted that the ALE-grown
capacitor wafer (Figure 2.27b) was plagued with visible point defects 
resulting in very few working devices. It is believed that large differences 
between TsMeas and Tscaic are due to undetected point defects in the
capacitors.
Figure 2.28 shows the scaling dependence o f PiN+ diodes under I V  
reverse bias at three different temperatures. The measured bulk generation 
current Jbg is very small compared to the perimeter generation current 
Jpg, as evidenced by the very small y-intercepts. Corresponding PiNiP 
storage capacitors thus fall into the perimeter-dominated category at these 
temperatures, with the storage time effectively given by (2.33).
It is useful to compare the storage time performance o f the two 
capacitor cross-sections mentioned above, the P+iN+iP+ structure of Figure 
2.26 and the PiN+iP capacitor o f Figure 2.27b. Given comparable P/A 
ratios at 130 °C, the storage times are consistently longer for the P +iN+iP+ 
devices (Figure 2.26) than for the PiN+iP devices (Table 2.1). However, 
one can not immediately conclude from this that the generation rates Gfi 
and Gp are less in the heavier-doped device because the generation width 
W g is different for the two stiuctures. Table 2.2 compares the apparent 
bulk and perimeter generation rates extracted from the application of
(2.34) to Figure 2.26 and (2.21) and (2.35) to Figure 2.28.
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200 nm P 1Q17 cm'3
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P 200 nm P IO17Cm3
■
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N 200 nm N 1018cm'3
31 nm Undoped
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b) PiNtIP Capacitor
Figure 1.27 Cross-sections o f analogous ALE-grown PiN+ diode and 
PiN+iP capacitor structures.
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Table 2.1 Comparison o f  measured diode leakage current densities to 
theoretical and measured capacitor storage times. The ALE- 
grown capacitor wafer was plagued with visible ppint defects 
resulting in a very low device yield. Some differences between 
Ts Meas and !scale are believed to be due to undetected point 



















0.04 145 1.02 0.0069 0.0063 0.91
0.04 130 0.450 0.158 0.150 0.95
0.04 114 0.141 0.503 0.25 0.50
0.0343 145 0.871 0.814 0.120 0.15
0.0343 130 0.350 0.203 0.290 1.42
0.0343 114 0.104 0.682 0.780 1.14
0.0268 145 0.679 0.104 0.235 2.26
0.0268 130 0.257 0.276 0.550 1.99
0.0268 114 0.0665 1.07 1.40 1.31
Edge Length of Square Diode (itm)
T  = 145 0C
T = 130 °C
0.00
DiOdO Perimeter-to-Area Ratio (1/pm)
Figure 2.28 Dependence o f current density on device perimeter-to-area 
ratio at I-V  reverse bias for the ALE-grown PiN+ diode 
structure of Figure 2.27a. The very small y-intercept for 
these devices indicates that generation current in the bulk 
ALE-grown material is small compared to generation current 
from the etched perimeter.














P4IN 4IP+ IO19 IO18 300 126 7.5 x IO14 5.8 x IO17
PiN+iP IO17 IO18 310 443 1.5 x IO15 < 7.0 x IO16
. -SV
The factor o f two differeiiee in perimeter generation rate may be 
due to the fact that the mesa |>erimeters were defined with different 
etchants affecting the surface state distribution and surface recombination 
velocity [15,120]. Of much greater consequence however is the difference 
in the observed bulk generation rates, which is probably greater than an 
order o f magnitude. At first inspection one might carelessly attribute the 
difference in Gb to a difference in the number o f bplk defects 
unintentionally incorporated during material growth, especially in light p f  
the fact that the P4IN +JP+ film was grown by MBE while the PiN4IP film  
was ALE-grown. However, a more careful analysis o f the situation reveals 
that the field-enhanced generation phenomenon presented in Section 2.4.1 
is probably responsible.
Table 2.3 summarizes calculations performed to back the assertion 
that field-enhanced emission could be responsible for the experimentally 
observed difference in Ge . Despite the presence o f the i-layer to reduce 
built-in fields, the peak electric field of the P+iN +iP+ device is more than 
twice that o f the PiN4IP device. The theoretical barrier lowering AE due 
to the built-in field is calculated using Frenkel's theory is given in (2.42), 
and the thermionic emission model is used to calculate a generation rate 
enhancement factor Cae^ t . The difference betw eenthetheoretical rate 
enhancement factors is large enough to account for the difference in 
measured bulk generation rate.









p+ iN + iP + 5.8 x IO17 336 0.243 1100
PiN+iP < 7 .0  x IO16 158 0.166 120
2.7.4 Experimental Temperature Performance
In addition to providing an idea of the temperature range over which 
a GaAs DRAM  might be capable o f operating, the temperature 
performance of PNP capacitors provides valuable insight into the physical 
leakage mechanisms that govern device storage time. The temperature 
performance o f Ts in (2.31) is specified by the temperature dependence of 
the generation rates Gb and Gp. The simplified generation rates (which 
were calculated assuming midgap generation centers) given in (2.23) and 
(2.19) are proportional to the intrinsic carrier concentration, and ni in turn 
is exponentially dependent on the bandgap Eg. Other diode variables like 
Vbi have some temperature dependence, but their effect on the temperature 
performance o f leakage current is negligible. The intrinsic carrier 
concentration is given by [54,561:
ni = VNc (T)Nv(T) e- Ec,(T)/2icT (2.71)
The variation o f the effective density o f states N e and Ny with 
temperature:
VNc(T)Nv (T) = VNc (O)Nv(O) Tw  (2.72)
is small compared to the exponential term of (2.71) [54,56].
- 'X f
If Eg were constant, the storage time would scale exponentially with 
temperature, and a measurement o f the storage time activation energy 
would yield Eq/2 [121]. However, the GaAs bandgap varies with 
temperature according to [122]:
E0 (T) = 1.519 - 5,405 x 10 '4 T2 eV
T + 204 (2.73)
For the temperature range of experimental interest (300 K < T < 450 K), 
(2.73) approximates to a linear relationship:
Eg(T) = E Geo - OtT eV (2.74)
As depicted in Figure 2.29, EGeo is the zero-temperature intercept of the 
linear approximation o f Eg(T|. Egeo = 1.58 eV and oc = 5.405 x IO'4 
eV/K applies to GaAs in the experimental temperature range o f interest. 
The substitution o f (2.74) into (2.71) yields:
ni = (VNcNv e-°^k)e-E^ kT (2.75)
This approximation suggests the intrinsic carrier concentration should 
exhibit a thermal activation energy near half the extrapolated zero- 
temperature bandgap.
Figure 2.30 shows activation energy plots o f n\ arrived at through 
three calculation methods. The simulation calculated with the full 
temperature dependence of all variables via (2.71), (2.72), and (2.73) 
yields a measured activation energy o f 0.83 eV. A second calculation that 
included (2.71) and (2.73) but ignored the temperature variation of the 
density o f states in (2.72) produced an apparent activation energy of 0.78 
eV. The third simulation o f  Figure 2.30 is based entirely on the 
approximate relations (2.74) and (2.75), so it naturally yields an activation 
energy o f  E GEo/2  = 0.79 eV.
Th temperature performance o f low-built-in-field
(i.e., lightly-doped) GaAs PN and PiN device structures correlates well
-173
Figure 2.29 Variation of GaAs bandgap with temperature. The solid line 
is the relationship given by (2.73), while, the .d@th|cl;. line 
represents the linear extrapolation of (2.74).
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Figure 2.30 Activation energy plots 
calculation methods.
o f nj arrived at through three
with the temperature dependence o f ni discussed above [1,2,4,5,10,11J. 
Figure 2.31 shows the storage time activation energy plots of the two low- 
built-in-field capacitor structures investigated in this work. Activation 
energies obtained from best-fit lines are close to half the extrapolated zero- 
temperature bandgap of 0.79 eV, and this corresponds to work reported 
elsewhere [14]. These experimental results support the hypothesis that 
near-midgap centers ate controlling generation in high-quality reverse- 
biased GaAs PN junctions.
Figure 2.32 shows the storage time activation energy plots o f 
capacitors with higher built-in fields. These samples exhibit markedly 
lower activation energies than their lighter-doped counterparts. The 
experimental evidence gathered to date suggests that field-enhanced bulk 
generation is responsible. Despite the fact that storage times are influenced 
by perimeter generation, Table 2.4 exhibits a trend o f decreasing activation 
energy with increasing peak electric field. This trend is qualitatively 
consistent with the field-enhanced bulk generation phenomenon presented 
in Section 2.4.1, as the barrier lowering will lead to lower bulk activation 
energies.
A closer look at the P+N +P+ device o f Figure 2.32 reveals a 
difference in slope between high and low temperatures. Two best-fit lines 
could conceivably be drawn, one that is fit to high temperature data points 
and one that is fit to low-temperature data points. This suggests the 
presence of two leakage mechanisms with differing activation energies. 
Super-close inspection of Figure 2.32 reveals that the activation plots on all 
of the heavier-doped capacitors are slightly curved, with the higher slope 
(Ea) occurring at higher temperatures.
There is ample evidence to support the proposition that perimeter 
generation is the mechanism with the higher activation energy, while field- 
enhanced bulk generation dominates at lower temperatures. In contrast to 
bulk generation, previous work suggests that perimeter generation is 
relatively immune to field-ehancement [I]. In the case o f midgap- 
dominated generation, this would lead Gp to exhibit a higher activation 
energy than Gb- The surface-dominated PiN+IP capacitor of Section 2.7.3 
exhibits an Ea o f 0.79 eV. Its P+iN +iP+ counterpart, whose bulk current 


















Figure 2.31 Storage time versus temperature performance of low-built-in­
field junction capacitors. The activation energy of the PiN+iP 
sample (Na -  IO17 cm'3, Nd = IO18 cm'3, Xi = 306A, €^>eak = 
158 kV/em) is 0.79 eV, while the P'N+P‘ sample (Na = 7 X 
IO15 cm*3, Nd = 1 .2  x 1018 cm*3, Q>eak = 40 kV/cm) exhibits a 





Figure 2.32 Storage time versus temperature performance of high-built- 
in-field junction capacitors. The activation energies for the 
PN+P, P+iN +iP+, and P+N +P+ samples are 0.62 eV, 0.63 eV, 
and 0.51 eV respectively. This data was taken from 
Reference [1], and doping profiles and peak fields are 
summarized in Table 2.4.
81
Table 2.4 Activation energies measured on PNP and PiNiP capacitor 
structures. It should be noted that perimeter scaling effects have 
not been taken into account, but large devices that maximize the 













P-N+P- 7.0 x TG15 1.2 x IO18 Q ; 40 0.083 0.80
PiN+iP IO x  IO17 1.0 x IO18 310 158 0.166 0.79
PN+P 1.0 x IO17 1.0 x IO18 0 196 0.186 0.62
P+iN +iP+ 1.0 x IO19 1.0 x IO18 300 336 0.243 0.63
P+N +P+ L O xiO 19 1.0 x IO18 0 605 0.326 0.51
■ ■ " ■ *.
2.7.5 Experimental Doping Profile Performance
Despite quantitative comparison difficulties, some very useful 
estimates and conclusions can be drawn from the measured data presented 
so far. First and foremost is the fact that storage times appear to increase 
with lighter-side junction doping as predicted by (2.31) until built-in fields 
cause significant field enhanced generation.
The doping dependence o f (2.31) can be observed directly in the 
low -built-in-field samples o f Figure 2.31. Given N a »  Np, like 
generation rates Ga and Gp, and like P/A ratios, (2.31) predicts that the 
ratio of storage times between the two wafers will be:
Tsi -  N ai
Ts2 Na2 (2.76)
the same as the ratio o f the lighter-side dopings. The low built-in fields 
and half-bandgap activation (Table 2.4) in these samples suggest that field- 
enhanced generation is insignificant. A qualitative examination o f Figure 
2.13 reveals that the storage time o f the heavier doped capacitor is
substantially larger as predicted by (2.31). However, an interesting 
numerical comparison of these two devices can be made based on a few  
reasonable assumptions. The devices measured for Figure 2.31 were 
unlike in size, so the difference in P/A ratio must be taken into account. 
The measurements o f Section 2.7.3 demonstrated the perimeter-dominated 
nature of the PiN+iP device at high temperatures (Figure 2.28), and the 
fact that there is no change in activation energy at low temperatures 
suggests that perimeter generation is dominant for the entire temperature 
range of Figure 2.31. It is therefore reasonable to account for the size 
difference by scaling the PiN+iP device to the P N +P' device's P/A ratio, 
and this is done in Row #3 of Table 2.5.





Ts (24 0C) 
L (sec)
Ts (74 °C) 
(sec)
Ts (114 °C) 
(sec)
I P N +P' 0.0133 7.0  x IO15 ; 230 ■ 2.2 0.13
2 PiN+iP 0.0268 1.0 x IO17 J 1976 25 { 1.4.
Ratio #2/# l 14.3 8.6 11.3 10.7
3 Adjusted PiN+iP 0.0133 1.0 x IO17 3952 2,8
Ratio #3 /# l 1.0 14.3 17.2 22.6 21.4
The storage time ratios of Table 2.5 do not match the doping ratios 
exactly, but they fall within a factor o f two difference. The experimental 
agreement is reasonable when one considers the processing differences that 
could account for changes in Gb and Gp. The films were grown in 
different MBE systems (Perkin-Elmer Model 400 versus a Varian Gen-II), 
and different chemical etchants (I H2SO4 : 8 H2O2:40  H2O versus3H 3P04  
: I H2O2 : 25 H2O) were used to define mesa perimeters.
Once the dop in g is high enough that field enhanced generation is 
significant, the experimental evaluation o f capacitor storage time as a 
function o f doping profile is a very tricky proposition. Diie to the 
temperature and scaling dependences, direct comparisons of storage time 
carry quantitative meaning only when devices o f like P/A ratios are 
considered at specific temperatures. Figures 2.33 and 2.34 are given as 
examples. The P+N +P+ device of Figure 2.33 has longer storage times at 
high temperatures, but the lighter-doped P'N+P‘ device prevails at room 
temperature because it has a higher activation energy. The large and small 
p+iN+iP+ devices o f Figure 2.34 demonstrate that identical doping profiles 
caii yield unlike storage time characteristics when the P/A ratio is different. 
Perimeter generation is more doiriinant in smaller devices, so % is shorter 
in the smaller P+iN+iP+ device. Furthermore since perimeter generation is 
less susceptible to high-field enhancement, the smaller device has a higher 
activation energy than its larger counterpart.
Eiespite the quantitative comparison difficulties mentioned above, it 
is useful to have some idea of built-in field at which bulk field-enhanced 
generation kills the storage time advantage predicted for increased doping. 
Even though it compares devices o f unlike P/A ratio, the plot o f is versus 
T for the best devices recorded on each wafer gives a rough estimate 
(Figure 2.35). Field enhanced generation is substantially visible only for 
the P+N +P+ device, whose built-in field is Over 600 kV/cm (Table 2.4). It 
should be noted however that performance is seriously hampered only at 
T's approaching room temperature.
A worst-case analysis of the capacitors of Figure 2.35 reveals that all 
have sufficiently long storage times for use in room-temperature DRAM's. 
One can conservatively divide the storage times of Figure 2.35 by 100 to 
account for shrinking o f device sizes from the largest experimental cell 
(300 x 300 pm2, P/A - 0.0133 pm'1) to a practical DRAM cell size ( 4 x 4  
pm 2, P/A = 1.0 pm'1). Under this assumption, all the capacitors meet the 
operational requirement (Section 2.0.1) of Ts > 100 mS for temperatures 
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Figure 2.33 Storage time versus temperature comparison o f capacitors 
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Figure 2.34 Storage time versus temperature comparison o f large arid 
small P+iN +iP+ devices. The capacitors were fabricated on 
the same wafer, but the differences in P/A and the thermal 
behavior of Gb and Gp result in differing activation energies. 











Figure 2.35 Comparison o f large-area device storage times from various 





Perhaps overlooked in the lengthy experimental discussion of storage 
time physics is the critical design capacitor goal o f charge storage density. 
Given the achievement o f sufficient room-temperature storage times for all 
doping profiles tested, the optimum capacitor is one that realizes maximum 
charge density. It would thus appear on the surface that the P+N +P+ device 
with its high charge storage density (Figure 2.4) is the optimal choice for 
near room-temperature operation. If the DRAM needed to operate at 
significantly higher temperatures, one might switch to the P+iN +iP+ device 
to increase storage tune.
2.8 AlGaAs PiNiP Capacitors
The generation rates in Section 2.2 are proportional to ni, which in 
turn is exponentially dependent on the bandgap. It therefore stands to 
reason that significant storage time gains m ight be achieved by 
implementing PNP capacitors in a wider-bandgap semiconductor, provided 
that changes in the bulk generation lifetimes (t^ b and t^ b) and surface 
recombination velocity S0 do not Offset the reduction in n j. The AlxGai_xAs 
Capacitor experiments described in this section attempted to document this 
effect. Results of the first experimental comparison o f PNP structures 
fabricated in GaAs and Aio.2Gao.8As are shown in Figure 2.36, and as 
expected the Alo.2Gao.8As capacitors showed substantially larger storage 
times than their narrower-bandgap GaAs counterparts [1,11]. The 
extrapolated zero-temperature bandgap of Al0.2Ga0.sAs as calculated from 
parameters given in Reference 123 is 1.88 eV, so both samples exhibited 
near-half-bandgap activation consistent with the change in n*. However, the 
actual gain in experimental storage time does not directly correspond to the 
reduction of n;, so it follows that changes in the generation parameters 
TnB» and s0) between GaAs and Al0.2Ga0.sAs partially offset the 
improvement in n*.
A detailed study o f the physical generation mechanisms o f  
Alo.4Gao.6As P+INiP+ storage capacitors (Figure 2.37) was carried put in a 
more recent experiment [7]. The aluminum mole fraction o f 0.4 was
88
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Figure 2.36 Storage time performance o f comparable Al0.2Ga0.sAs and 
GaAs P'N+P' capacitors. Bodi devices had Na = IO16 cm’3 and 
N d = IO18 cm'3. After Reference [I].
chosen to maintain a direct semiconductor band structure while minimizing 
m [123]. Figure 2.38 shows the storage time performance o f four device 
sizes over the temperature range o f 70 to 145 0C  The activation energies 
change with device size, and they do not correspond to half the 
extrapolated zero-temperature bandgap of Alo.4Gao.6As (Extrapolated Eq/2 
= 1.11 e ¥  as calculated from parameters in Reference [123]). The above 
half-bandgap activation suggests that generation at non-midgap centers is 
significant, and the trend o f higher activation energies for smaller devices 
implies that the perimeter generation rate Gp has a higher activation energy 
than the bulk generation rate G e .
To resolve ihe two mechanisms, the bulk and perimeter generation 
rates at each temperature were calculated by applying (2.34) to plots of 
I / ts versus P/A (Figure 2.39) as outlined in Section 2 .3 .2 . The 
temperature dependence of the two mechanisms is presented in Figure 
2.40. The bulk generation rate Ge exhibits near half-bandgap activation 
(Ea -  1.16 eV), and is Consistent with the hypothesis that near-midgap 
surface States dominate thermal generation in the bulk. In contrast, the 
measured temperature dependence of Gp (Ea = 1.59 eV) does not conform 
with the supposition that near-midgap surface states dominate perimeter 
edge generation. Instead, the experimental behavior o f Gp can be modeled 
within the framework o f (2.22) by dominant surface generation centers 
that are approximately 0.5 eV off the m iddle o f the bandgap. Whether 
these centers lie above or below Ei cannot directly be inferred from these 
measurements, due to the energetic symmetry of (2.22).
2.8.1 AlGaAs Storage Time Extrapolation
Prediction of low-temperature storage times from high temperature 
data is at best precarious. First o f all, small errors in the measured 
activation energy can exponentially propagate themselves into misleading 
storage time predictions. Secondly, all sources of leakage must be properly 
taken into account. A careless prediction for the 100 x 100 pm  
Alo.4Gao.6As PiNiP device o f Figure 2.38 involves simple extension of the
90
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Figure 2.38 Storage time versus temperature data for Alo.4Gao.6As 
P+iN iP + capacitors. The storage time and the activation 
energy changes with device size. After Reference [7].
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Figure 2.39 Alo.4Gao.6As capacitor inverse storage time as a function of 
P/A ratio for three different temperatures. The y-intercepts 
are proportional to the bulk generation rate Gb and the slopes 
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Figure 2.40 Alo.4Gao.6As bulk and perimeter generation rates as a function 




















E a = 1.39 eV  best fit line to room temperature, which yields an 
extrapolated Ik of 166 hours. This simplistic approach ignores the fact that 
two separate mechanisms with differing activation energies are involved. 
Perimeter generation with its higher activation energy dominates at higher 
temperatures, while the low activation energy o f the bulk generation 
component makes it become important at low  temperatures. This is 
evidenced in Figure 2.38 by the mn-together of the storage time data as the 
temperature drops. A more proper extrapolation of the storage time to 
room temperature is based on the lower bulk activation energy of 1.16 eV. 
This extrapolation yields a room temperature storage time of 50 hours.
The existence o f a third leakage mechanism could easily invalidate 
this extrapolation. To throw off the prediction, this mechanism would 
have to have the lowest activation energy so that it would only become 
significant at lower temperatures than were measured experimentally. The 
possible existence o f additional leakage mechanisms seriously casts doubt 
on the validity of extrapolating storage times to low temperatures. Though 
excruciating, one can only prove the existence o f multi-hour storage times 
through direct measurement.
Figure 2.41 shows a storage time transient taken from a 200 x 200 
pm Alo.4Gao.6As PiNiP capacitor at room temperature. The 1/e storage 
time constant, which was calculated via computerized exponential curve­
fitting, is over 8 hours. This number is significantly lower than the room 
temperature extrapolations mentioned above. Practical laboratory 
considerations prevented the measurement o f other devices however, so it 
is unclear whether the low storage time is due to a physical leakage 
mechanism that manifests itself at low temperature. A point defect Of some 
kind may govern the storage time, and this would represent a yield  
problem instead of a fundamental physical device limitation.
2.9 The Surface Exposure Effect
The PNP arid PiNiP capacitor structures presented in this report so 
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Figure 2.41 Room-temperature capacitance transient obtained from a 200 
x 200 jim 2 Alo.4Gao.6As P+iN iP + device. The light-off 
transient had not entirely decayed when the bias pulse was 
applied, so the 1/e storage time was calculated using 
exponential curve fitting.
in epitaxially-grown layers, and all devices are mesa-isolated by a single 
masking step as depicted in Figure 2.42a. However, the fabrication o f a 
complete epitaxial GfaAs DRAM cell (Chapter 4) requires that a horizontal 
surface o f the sandwiched N-region be exposed, as depicted in Figure 
2.42b. Alignm ent tolerances dictate that microns o f N-GaAs be 
horizontally exposed (Figure 2.42b), Whereas less than 2000A of N  
material is typically surface-exposed in the simple vertical structure of 
Figure 2.42a. Given the high surface-state density o f GaAs, the large 
increase in surface-exposed N-area could boost the surface generation 
current aiid decrease capacitor storage times.
/theoretical arguments have been presented to dismiss the detrimental 
effects of large surface-exposed areas [11]. For an ehp thermally generated 
at the surface to discharge the storage node, holes must be removed to the 
P-fegion (Figure 2.42b). Outside the junction depletion region there is no 
electric field to carry in holes generated some distance away from the 
depletion region. Instead, generated holes must move to the junction by 
diffusion, either along the surface or through the bulk, if they are to affect 
the leakage performance of the device. However it was calculated in 
Reference [1] that bulk and surface diffusion currents were insignificant 
compared to surface generation current, so an increase in the surface- 
exposed area o f the node should therefore have very little effect on 
capacitor storage time.
The experimental data collected so far strongly disputes the above 
arguments. Figure 2.43 compares the storage times of surface-exposed and 
non-surface-exposed devices from the same Alo.4Gao.6As PiNiP wafer 
(Figure 2.37). In addition to substantially reduced storage times, it worth 
noting that the surface-exposed samples exhibit no detectable perimeter-tb- 
area variation, and apparent activation energies are also lower.
A Similar investigation o f GaAs devices is currently being 
undertaken, but resu ltsd irectly  comparing surface-exposed and non- 
surface-exposed capacitors on the same wafer are not yet available. 
Nevertheless, Figure 2.44 shows strong evidence that leakage from surface 
exposure is substantial in GaAs. The data was taken from two GaAs 
P+iNiP+ capacitor films (same junction profiles as the Alo.4Gao.6As film of 
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Figure 2.42 Conventional and surface-exposed PNP capacitors. For 
generated holes to discharge the storage node, they must reach 
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Figure 2.43 Experimental reduction in storage time o f Alo.4Gao.6As 
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Figure 2.44 Storage time reduction caused by increasing the sandwiched 
N-region thickness from 0.2 pm to 2 pm. The 0.2 pm non- 
| surface exposed devices show longer storage times and a clear
P/A dependence, while the 2 pm thick N-region samples 
showed almost no detectable P/A variation.
100
film had a sandwiched N-Iayer thickness of 2000 A while the other was 2 
Jim thick exposing a much larger surface area along the vertical sidewall. 
The measurements of Figure 2.44 show a huge difference in storage times 
between the two samples, and the activation energy has also been decreased. 
There is no detectable P/A variation in the 2-jim sample, whereas the 0.2- 
Jim sample exhibits clear scaling with device size. Finally, some devices 
that were surface-exposed on the 2-jim sample (open squares in Figure 
2.45) showed a very slight (< 20%) reduction in storage time over non­
surface-exposed devices.
A detailed investigation into the scaling behavior of the surface- 
exposure phenomenon is currently in progress, and the results could shed 
light on the physical nature o f die problem. The effect is severe enough 
that it could conceivably limit GaAs DRAM cell storage times.
■ : r':; • .  . ■ ■ • ' ... ' /. • ' V " ‘ ‘
2.10 Arsenic Sulfide Treatment to Reduce Surface Generation
As discussed in Section 2.3.2 and 2.7.3, storage times will decrease 
with shrinking capacitor size due to the increasing significance of 
perimeter generation. Recently however, there has been substantial 
progress in the use o f chemical treatments to improve the electrical quality 
of the GaAs surface. Remarkable reductions in the surface recombination 
velocity S0 have been observed in GaAs solar cells and bipolar transistors 
whose surfaces have been treated with sulfide- and selenium-based solutions 
[15,19-22]. Because the surface recombination velocity S0 figures into the 
perimeter generation Gp rate via (2.23), these surface treatments shew  
promise for reducing the unfavorable scaling dependence of PN junction 
stomge capacitors, whereby Ts decreases widi shrinking device sizci
The perimeter generation dominated ALE-grown PiN+iP storage 
capacitors o f Figure 2.27b were selected to undergo an AS2S3 glass 
developed by E. Yablonovich et al. [21]. The treatment consisted of an 
oxide removal etch in I NH4OH: IQ H2O followed by a 5 minute soak in 
ammonium sulfide [16]. The sample was then rinsed in de-ionized water 
and placed in a solution of 0.16 M AS2S3 dissolved in a I NH4OH : I
101
GH3OH solution. After a spin-dry under flowing nitrogen, the sample was
annealed at 280 °C under flowing 
leaves behind a robust AS2S3 glass
treatment are given in Figure 2.45.
Nevertheless, the data points taken p
N2 for two minutes. This procedure 
which passivates the etched capacitor
sidewalls [21,22].
The results o f storage time measurements taken before and after
Regrettably, low ALE device yields
prevented the accumulation o f more than the three device sizes shown.
rior to treatment (open symbols) show
a clear perimeter-to-area storage time variation. Following treatment 
(filled-in symbols) the devices exhibited increased storage times, and the 
dependence o f Ts on device size is no longer discemable. This suggests that 
the perimeter generation current in the treated devices, which prior to 
treatment was the dominant leakage mechanism, has been reduced to the
point where it is smaller than the bulk generation current for the size
devices tested. The treated 100 x 100 pm device storage time is almost an 
order of magnitude greater than its untreated counterpart.
2.11 Trenched Diodes Grown By Atomic Layer Epitaxy
M any silicon DRAM cells 
technologies (Figures 2.1 and 2.2)
employ trenched storage capacitor 
to increase charge storage densities 
[59,60], so it is appropriate that this research investigated trenched PN 
junctions for use as GaAs storage capacitors. Fabrication o f trenched 
analogs to die epitaxial storage capacitors presented in this work would on 
the surface appear unlikely, as uniform high-quality GaAs would have to 
be grown on trench sidewalls and comers. Previous efforts to grow GaAs 
3-D structures using metal-organic chemical vapor deposition (MOCVD) 
and molecular beam epitaxy (MBE) have to date proven inadequate due to 
epilayer nonuniformities [101-104]
Atomic layer epitaxy (ALE) is a growth technique that proceeds in a 
self-limiting fashion so that growth takes place on all crystal surfaces with 
greater uniformity [ 105]. ALE has demonstrated a unique sidewall growth 
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Figure 2.45 Increased storage times brought about fry reduction of 
perimeter edge generation through AS2S3 surface passivation.
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junction storage capacitors [106-108]. However, previous work regarding 
sidewall ALE has failed to address the electrical quality o f the sidewall 
material. Therefore to characterize the electrical quality o f  ALE-grown 
sidewall material and to investigate this possibiltiy of trenched epitaxial PN 
junction storage capacitors, a study o f  PiN diodes grown by ALE in 
trenches and sidewalls was undertaken [5,6].
PiN diode structures analagous to Figure 2.46 were fabricatedusing 
the procedure outlined in Reference [6]. The measured depth o f the 
trenches was 2 pm, and the exact junction profiles are the same as those in 
Figure 2.27a. It should be noted that proper preparation o f the substrate 
prior to growth is critical, as it seriously affects the quality o f the 
subsequently-grown ALE material.
Leakage currents due to the trenches were characterized using the 
three 100 x 100 pm diode structures. One diode has a planar top surface, 
one contains a single 30 x 30 x 2 pm trench (Figure 2.46), and one contains 
nine 10 x 10 x 2 pm trenches. The total horizontal surface area is the same 
(IO4 pm2) on each of the three diode mesas. Moreover, the horizontal area 
at the bottom of trenches is exactly 900 pm2 on both the I-trench and the 
9-trench samples. The only difference between the I -trench and 9-trench 
samples is the trench perimeter (which has a 3:1 ratio) and the number of 
trench comers (which has a 9:1 ratio). An independent test structure was 
used to verify that material in the bottom of the trenches is electrically 
connected to the top planar surfaces via the ALE-grown sidewalls.
At room temperature the reverse diode leakage currents were below  
the noise limit o f conventional current measurement equipment, so I-V 
characterization was conducted at 144 °G. The I-V curves of the three 100 
x 100 pm diodes are given in Figure 2.47 along with the I-V curve of a 
iOO x 100 pm low-leakage diode (the PiN+ diode o f Figure 2.27a in 
Section 2.7.3) which w as fabricated on a planar substrate with no trenches. 
The nearly identical characteristics of the two planar diodes shows that 
planar material on the trenched substrate is comparable to the excellent 
material reported in Reference [4] and Section 2.7.3. Planar devices 
fabricated entirely on the flat bottom surfaces o f large trenches show the 
same leakage characteristics as planar devices on the top surface.
V ■ 103.
104
Figure 2.46 Schematic cross-section of a single-trench mesa-isolated FiN  
diode. The PiN+ junction profile for this device is the same 
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High temperature ALE PiN+ diode I-V characteristics. The
reverse current increases roughly as the square root of the 
voltage, indicating that thermal generation remains the 
dominant leakage mechanism. After Reference [4].
Figure 2.48 shows the dependence o f leakage on trench perimeter 
for several devices of each type. A general linear dependence is apparent, 
indicating that sidewall leakage scales directly with trench perimeter and 
not with die number of trench comers. It is not possible from this data to
determine whether sidewall leakage actually scales with sidewall perimeter 
or with sidewall area, since all trenches are the same depth. Further 
experiments are planned to determine the dependence on trench depth and 
on trench orientation. However, i f  the sidewall leakage component is 
normalized to sidewall area for these samples, we obtain a value of about 
60 pA/cm2 at 144 0C and I V reverse bias which is quite satisfactory for
many device applications. However, this number is 60 to 100 times larger 
than the values reported for comparable planar ALE diodes in Table 2.1.
The reverse-bias sidewall current varies approximately as the square 
root of applied voltage, which suggests that thermal generation in the 
depletion region is the primary source o f sidewall leakage. The 
temperature dependence o f leakage current at I V reverse bias for the 
three 100 x 100 pm diodes is given in Figure 2.49. The activation energy 
of leakage current on the I -trench and 9-trench diodes are nearly the same, 
at 0.844 eV, while the activation energy of the planar sample is 0.713 eV.
2.12 PN Junction Capacitors on Lightly-Doped Substrates
The symmetric PNP and PiNiP capacitor structures provide an 
excellent basis for the study of diode charge storage physics. In real life 
however, most GaAs JFET and MESFET IC s are manufactured on 
insulating substrates. Though PNP-Iike capacitors can still be implemented 
within the framework of this technology, it is often simpler to use a P+N 
capacitor on undoped insulating material (Figure 2.50). Though its 
behavior is similar to the PNP capacitors studied previously, there are 
some important differences that are noted in this section.
Undoped insulating GaAs is usually p-type in nature, so a P N diode 
is effectively formed at the bottom. The lighter-side doping of the bottom
junction is much less than the top junction, so effectively the entire charge 
is stored by the top junction. As a result, the P+NP' structure o f Figure
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V = -1 Vj T= 144 °C 9-Trench
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Figure 2.49 Temperature performance o f trench ALE diodes.
2.50 has only half the charge density of a similarly-doped P+NP+ capacitor 
which holds equal charge on the top and bottom junctions. Most of the 
reverse leakage should be due to thermal generation o f electron-hole pairs 
in the large depletion region associated with the bottom junction. If the 
generation width reaches as far down as the epilayer-substrate interface 
(Figure-2.5Q), the problem could be exacerbated by the numerous 
interfacial defects known to exist at this boundary [15,114]. Buffer 
epilayers should therefore be designed to prevent this condition from 
occurring.
The detrimental effects o f the large lower junction depletion are 
bourn-out in the experimental storage time performance o f P+N P * 
capacitors fabricated during FET processes (Table 2.6). These capacitors 
incorporate a 500 A thick buried P layer (Figure 2.50), the purpose of 
which is to suppress epitaxial FET short channel effects (Chapter 3). The 
500 A P layer is entirely depleted by the heavier doped N-region at zero 
bias, but it has the positive effect o f reducing the lower-junction 
depletion/generation depth. Although the storage times are well below  
those recorded on symmetric PNP structures (Figure 2.35), they still 
appear sufficiently long for use in a room temperature DRAM. As these 
capacitors were surface-exposed (Figure 2.50), some o f  the performance 
degradation may be due to the surface-exposure effect presented in Section
is jT  " V  ' . ' , r ; " V
Because their storage time is longer, the most notable devices of 
Table 2.6 come from the DCAM wafer. The DCAM storage capacitors 
were unique in two aspects. A thicker P+ cap layer was employed (750 A 
as opposed to the 500 A shown in Figure 2.50), and most of their exposed- 
surfaces were polyimide-passivated. The scaling behavior o f DCAM  
capacitors is shown in Figure 2.51. Since the bottom junction is expected 
to dominate the leakage characteristics, the P/A plot is referenced tq the 
mesa size instead o f top P+N diode size. The best-fit line suggests that a 4 x 
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Igure 2.50 P+NP* capacitor cross-section. The devices are surface- 
eiposed, and the buffer layer doping is varied slightly The 
storage time o f  these devices should be governed by the
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Table 2.6 Storage time performance o f epitaxial FET-compatable P+NP' 
surface-exposed capacitors. The capacitor cross-section is given 
in Figure 2.50.














P-Buffer JFET 5 x IO16 5 x IO16 4 - 5 -
I-Buffer JFET 10" - I O 15 3 0.60 eV
MESFET #1 IO17 ~ IO15 1.5 -
MESFET #2 IO17 ~ 1 0 15 1.4 - 1.7 : >/ -
DCAM 10" - 1 0 " 6 - 1 2 ■
V'-'H
2.13 Implanted Junction Storage Capacitors
One o f  the explicit research goals stated in Chapter I was the 
implementation of GaAs DRAM's in the JFET and MESFET technologies 
already in widespread use. Specifically these are planar ion-implanted FET 
technologies, so it is likely that a practical GaAs DRAM cell would have an 
implanted PN junction capacitor, as opposed to the epitaxially-grown 
junctions ,that have been studied in this chapter.
Experimental studies suggest that ion-implanted PN junctions are not 
much different from epitaxial PN junctions, both in terms o f  the low- 
leakage performance and the physical nature o f the limiting mechanisms. 
Loh et. al. conducted an experimental study o f diodes formed by Mg P + 
implants into lightly doped (2-3 x IO16 cm’3) N-type layers, and thermal 
generation was documented to be the chief reverse-leakage mechanism [14]. 
The reverse current roughly increased as the square root o f the voltage, 
and the reverse leakage exhibited half-bandgap thermal activation (Ea = 
0.79 eV). As part of this work an experiment very similar to a PNP 
storage time measurement was carried out on an MIS-C/PN structure, and
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Figure 2.52 Ion-implanted P+NP- capacitor structure investigated by 
Pabst et. al. After References [12] and [13].
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Figure 2.53 Storage time performance of ion-implanted P+NP* capacitor. 
Ba = 0.516 eV. After References [12] and [13].
it produced transients with time constants greater than 20 seconds at room 
temperature [14].
An experiment on actual PNP capacitors defined by ion-implantation 
was carried out by Pabst et. al. [ 12,13]. Both the top P region and the N- 
type storage node were defined by implantation, as shown in Figure 2.52. 
Tlie storage time performance as a function of temperature is plotted in 
Figure 2.53, and it includes a Ts o f 8 seconds at room temperature. The 
results are quite comparable to the epitaxial capacitors o f Table 2.6, 
especially when one considers the parallels in device structure. The lower 
junctions o f both structures consist o f lightly-doped p-material, and large 
areas of the N-type storage node are surface-exposed.
2.14 Schottky Diode Storage Capacitors
In the same manner that PN junctions can be used to store charge, 
metal-semiconductor SchOttky diodes can also function as charge storage 
elements. Such a capacitor could be easily integrated into current high- 
yield LSI MESFET processes (as discussed in Section 4.4). Unfortunately, 
reverse leakage in Schottky diodes is very different from the thermal 
generation mechanisms that govern reverse leakages in PN junctions. 
Therefore a new storage capacitor theory that takes the different reverse- 
bias Schottky leakage physics into account must be developed.
2.14.1 Reverse-Bias Schottky Diode Leakage
An excellent description of Schottky barrier junction physics is given 
in References [23] and [24], but the major results that apply to this work 
are summarized here for Completeness. Band diagrams for a GaAs 
Schottky barrier to N-type GaAs at equilibrium and reverse-bias are given 
in Figure 2.54. The depletion width W at applied bias Va is given by [23]:
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W = * / ^ - (Vm - V a )
V qNo
Tlie built-in junction voltage Vbi is given by:
VM =  (0b„ - Ad) +  kT I n j N
where <()bn - A<|> is the effective junction barrier height at zero-bias (Figure 
2.54a). For the one or two volt biases that would be encountered in a 
digital GaAs application, the chief reverse-bias leakage is thermionic 
emission o f electrons over the junction potential barrier. The thermal 
generation o f carriers in W does take place, but this mechanism is 
insignificant compared to carriers leaked by thermionic emission. The 
theoretical thermionic emission current density at applied forward voltage 
Va is [24J:
H S
I - exi - qVA 
kT I. (2.79)
where Js is the saturation current density and n is the ideality factor. The 
saturation current density Js is given by:
A*T2 ex
(2.80)
where A* is the effective Richardson constant. For any appreciable 
reverse bias Vr, (2.79) simplifies to a reverse bias current density Jr of:
Ir = Js exp9Xs(l -!•) = exP ^ I 1 '
(2.81)
The reverse Schottky diode leakage is exponentially dependent on the




Figure 2,54 Schqttky barrier conduction band diagrams.
effectivejunction barrier height (J)Jmv - A<1>, the applied reverse voltage Vr, 
and the Meadity factor n.
To make sense of the exponential dependences of (2.81), one must 
look at experimental results collected to date for Sehottky barriers to N- 
type GaAs. In an ideal Schottky with no charged electrical defects at the 
metal-semiconductor interface, the barrier height would be determined by 
the m etal-to-sem icond uctor w orkfunction d ifference [15 ,23 ]. 
Gnfpirtunately the physical properties of the metal-GaAs interface are 
dominated by electrically active surface states. These surface states 
effectively pin the surface Fermi level near midgapv and result in a 
Schottky junction barrier height that is essentially independent of the metaT 
to-semiconductor workfunction [15]. As can be seen from (2.80), the 
GaAs barrier height invariance causes experimental saturation currents (Js) 
to take on a limited range o f  values in spite o f wide variations in 
fabrication techniques and materials.
Figure 2.55 shows a measured and theoretical X-Y plot o f an 
aluminum Schottky barrier to N-type (Nd = 2.2 x IO16 cm'3) GaAs. 
Parameters for the theoretical plot were extracted from the measured 
forward biased characteristics (untreated A l entry o f Table 2.7). The 
Schottky reverse leakage current densities are far above those measured in 
PN junctions (Section 2.7), which confirms the supposition that thermal 
generation in the Schottky diode space-charge region is insignificant 
compared to thermionic emission at the reverse biases of interest.
2.14.2 Schottky Storage Gapacitors
When physically implemented on a GaAs wafer, Schottky storage 
capacitors could take the form o f  Figure 2.56, a Schottky-N-P (SNP) 
configuration. Because the N-Iayer is sandwiched by diodes with very 
different characteristics, these devices would most likely feature the 
asymmetric bias pulse behavior outlined in Reference [I]. As such it is 
possible that only one bias pulse polarity would charge the N-region to a 















Figure 2.55 Measured versus theoretical J-V for an aluminum Schottky 
barrier. The theoretical reverse-bias current computed using 
parameters extracted from forward-biased measurements is 





Figure 2.56 The Schottky-N-P (SNP) charge storage capacitor.
the capacitor is the total number of carriers missing from the enlarged 
depletion widths on top and bottom:
Q = Qpn + Qsb = qA
(n d  +  N a ) *W pn ' WpN0*+  N d<W sb '  w si» l
■ (2.82)
where W p n  and W p n o  refer to PN junction depletion widths (2.2) and W s b  
and W s b o  refer to Schottky barrier depletion widths (2.77), and A is the 
area of the device. If the P substrate doping is much less than the N- 
doping, or if  a semi-insulating substrate is employed, (2,82) effectively  
reduces to:
Q = Qsb = qANufWsB - Wsbo) (2.83)
Aside from the difference in built-in junction potential, reverse-biased 
charge depletion o f a Schottky barrier is nearly identical to the one-sided 
PN step junction [23]. It is therefore not surprising that the theoretical 
Schottky charge storage densities of Figures 2.57 and 2.58 are very similar 
in behavior to the PN junction charge storage densities o f Figures 2.4 and 
2.5.
Although the plot of Figure 2.57 includes doping densities greater 
than IO18Zcm3, the rectifying qualities o f the Schottky barrier would come 
into question at degenerate dopings as significant tunnelling might occur 
[23,24]. A potential remedy to this problem might be the insertion of a 
thin undoped layer at the semiconductor surface to form a Schottky-i-N  
diode. The i-layer thickness would be governed by similar charge-density 
versus leakage-current design trade-offs discussed in Section 2.5 for the 
PiN junction, except that tunnelling replaces field enhanced generation as 
the primary source o f undesired leakage.
Because the PN junction reverse leakage is much less than the 
leakage of the Schottky diode, the storage time of the SNP capacitor Should 
be exclusively governed by the leakage of t h e  top Schottky barrier. Thus 













































-I r s b  +  -I r p n  =  -I r s b
(2.84)
Unfortunately the combination of (2.81), (2.83), and (2.84) does not lead 
to an easily solvable differential equation (c.f. Section 2.3.1 for the PNP 
capacitor). Instead, the charge decay of the SNP storage capacitor must be 
analyzed using the numerical techniques as outlined in Section 2.3.5.
simple timestep simulation o f equations (2.77), (2.81) and (2.83) can be 
used to predict the exact form of charge and capacitance recovery 
transients.
A simple estimation of Schottky barrier capacitor storage time can 
be obtained from a linear storage time approximation technique similar to 
that outlined Section 2.3.4. Assuming that I V is written to a capacitor 
based on the Schottky diode o f Figure 2.56, the storage time can be 
estimated by:
T s-
Q (-iv )( i
£
Ir(-IV) (2.85)
where Q (-1V) is calculated from (2.77) and (2.83) and Ir(-1V) is 
calculated from the J-V plot. This calculation produces a worst-case 1/e 
storage time o f 125 mS for the conventional aluminum Schottky barrier of 
Table 2.7 [16,17]. This storage time barely meets operation requirements 
for a I KHz refresh rate, and access transistor leakages have yet to be 
accounted for. The above results could have been improved upon by 
increasing Q (-1V) through heavier doping (Figure 2.57). Clearly, 
however, longer storage times are desirable if GaAs Schottky capacitors 
are to be used in DRAM arrays.
2.14.3 Ammonium Sulfide Surface Treated Schottky Barriers
The exponential dependence of the Schottky diode saturation current 
Js on ^bn - A(j) suggests that substantial improvements in leakage current
might be obtained by raising the effective barrier height. An increase in 
barrier height at room temperature as small as 0.1 eV theoretically reduces 
the reverse leakage current by almost a factor o f 50. There have been 
numerous scientific investigations into the physical nature of GaAs surface 
pinning, and much progress has been made in recent years [15-22]. The 
most promising works have centered on the development o f  various 
chemical surface passivation techniques, many of which have been shown to 
significantly improve the electrical characteristics o f the GaAs surface [15- 
■ 22} . ' ;
Recent work conducted by M. Carpenter et al. [15-17] has shown that 
pretreating the GaAs surface with ammonium sulfide ((NH4)2$) before 
metal deposition can lead to a significant variation in Schottky barrier 
height with the metal deposited, and this result has subsequently been 
confirmed elsewhere [18]. Table 2.7 summarizes the results o f this work 
[15-17]. Roughly corresponding to the increase in measured barrier 
height, the (NH4)2S-treated diodes that were cooled to near 77K '.during 
evaporation exhibit more than a 1000-fold reduction in Js over their 
untreated counterparts.
Regrettably, the reverse leakage currents of the treated diodes were 
below  the noise limit o f our measurement apparatus. Nevertheless 
reasonable estimates of reverse leakage characteristics were calculated 
froth forward biased parameters via (2.81), and corresponding I-V  
capacitor storage times were estimated from (2.85). Despite the relatively 
low charge density o f the lightly doped GaAs, the theoretical treated 
Schottky storage times of Table 2.7 are in excess o f 6 seconds. This 
storage time is quite sufficient for use in a DRAM with a I KHz refresh 
clock, and storage times would not be reduced by shrinking sizes due to the 
fact that both leakage current and charge scale according to device area.
•' . , i r  5
Table 2.7 Theoretical Schottky diode capacitor storage times. The 
storage time is  calculated from measured Schottky diode 











Untreated A l 1.1 x IO-7 0.767 1.03 2.0 x IQ-7 0.13
Untreated Au 7.3 x IO'7 0.781 1.06 6.5 x IO'6 0.0039
(NH4)2SA u 2.1 x IO-9 0.841 1.08 3.7 x  IO'8 0.68
77K (NH4)2S Au 1.8 x IO"10 0.917 1.09 3.9 x  IO’9 6.46
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CHAPTER 3 - ACCESS TRANSISTORS
3.0 Introduction
Just as Chapter 2 covered storage capacitor technologies, this chapter 
deals exclusively with the development of access transistors suitable for use 
in GaAs DRAM cells. Since most LSI digital GaAs chips are implemented 
using JFET- or MESFET-based technologies, this work addresses the use 
of these technologies as DRAM cell access transistors. Research on other 
GaAs technologies for use in I-T DRAM applications is presented 
elsewhere [124-130].
3.1 Access Transistor Design Goals
The purpose of the DRAM transistor is to provide switched access to 
the bitline. This simple function is the basis for the two most important 
access transistor design goals, namely minimization of off current and 
maximization o f on current. Other design considerations, such as 
transistor area and ease of fabrication, are largely governed by the current 
state of process technology .
3.1.1 Storage Time - Minimization of Transistor Off Current
When the access transistor is turned off in the DRAM storage state, 
complete electrical isolation of the capacitor is desired to maximize charge 
retention. Unfortunately, JFET's and MESFET's are not ideal transistors 
in which all leakage currents can be completely shut off. Parasitic
- 'W *
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transistor leakage mechanisms must be understood and minimized if  
sufficient DRAM cell storage times are to be obtained. Transistor leakage 
current issues associated with long-channel JFET's and MESFET's are 
presented in Section 3.2, while short-channel leakages are discussed in 
Section 3.3.
3.1.2 Standby Power Dissipation
As outlined in the introduction, another key motivation for 
undertaking the research outlined in this work is to dramatically cut GaAs 
memory cell power dissipation. In a DRAM cell, this problem mostly 
simplifies to the reduction o f access transistor off-state leakage currents, 
even those that do not leak charge stored in the cell. As addressed in 
Section 3.4, this design consideration is addressed through proper device 
design and choice o f operating voltages.
3.1.3 Access Speed - Maximization of Transistor On Current
High-speed operation is another motivation for the development of a 
DRAM technology in GaAs. The speed issue is highly complex, involving 
numerous design tradeoffs in chip architecture, circuit design, and device 
technology. It must not be overlooked that the speed of a complete RAM 
chip is as much determined by the speed of addressing, sense-amp, and I/O 
circuits as it is determined by the speed Of the RAM cells themselves. 
Clearly though, a high speed RAM chip must consist of high-speed RAM  
cells. Since DRAM cell read/write operations are based on the movement 
of charge between the capacitor and the bitline, the fastest cell is one that 
moves the charge in the shortest time. It is therefore desirable that the 
tumed-on access transistor carry as much current as possible during 
read/write operations.
3.1.4 Other Transistor Considerations
Consistent with the desire to minimize DRAM cell area, it is  
obviously beneficial to minimize the area o f the access transistor. 
Shrinking FET sizes are largely driven by improvements in lithography 
and other process technologies which are not covered in this work.
The attractiveness o f a GaAs dynamic RAM technology would be 
greatly enhanced if it could be manufactured based entirely on standard 
processes already in widespread use. Since most LSI GaAs IC's rely on 
high-yield planar ion-implanted FET's, it would be advantageous to 
develop cells that could be implemented in these technologies. Most of the 
experiments presented in this work are based on layers grown and doped 
by epitaxial methods. However, since these epitaxial devices are simple 
JFET's and, MESFET's, most of the device concepts presented can be 
translated to the appropriate ion-implanted GaAs FET technology.
3.2 Long-Channel Access Transistor Leakage
The performance of the GaAs DRAM cell in the idle storage state is 
largely determined by the off-state characteristics of the access transistor, 
Parasitic leakage currents from the turned-off access transistor can 
seriously affect DRAM cell storage times and standby-state power 
dissipation. This section presents a detailed theoretical and experimental 
discussion of off-state transistor leakages in long-channel GaAs JFET’s and 
MESFET's, and puts forth methods for reducing these parasitics.
Ofparamount importance to DRAM cell storage time is the drain 
leakage o f the access transistor. Figure 3.1 depicts an N-channel FET- 
accessed DRAM cell with a logic one stored on the capacitor. The positive 
charge on the capacitor is isolated from the grounded bitlirte by the turned- 
off access transistor. However, the parasitic FET drain leakage currents 
shown in the figure will discharge the capacitor causing the positive charge 
to decay over time. By minimizing the off-state drain current of the FET 
access transistor, cell storage time can be maximized and overall DRAM  
chip refresh requirements can be relaxed.
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For a doped-channel FET to be considered a long-channel device, the 
channel potential must be primarily controlled by the gate. This makes the 
threshold voltage independent o f drain voltage so that V t = Vro .[32]. 
These conditions are largely satisfied for GaAs doped-channel FET gate 
lengths greater than 1.5 pm, provided the selected operating voltages are 
reasonable (2 V or less).
The two sources of FET off-state drain leakage are drain-to-source 
current I d s  and drain-to-gate current I d g  (Figure 3.1). The role that these 
two components play is best understood through the MESFET subthreshold 
current characteristic o f Figure 3.2. This plot shows the drain current Id 
(on a logarithmic scale) as a function o f gate voltage Vq for a constant 
drain bias Y d s  -  +0.5 V. The source and substrate are both held at system
ground. The threshold voltage V to for this particular N-channel device is 
about 0.1 V. Above threshold (Vq > V to = 0.1 V) the tumed-pn MESFET 
carries an abundance of source-to-drain current.
3.2.1 Drain-to-Source Leakage
When the gate is taken below threshold (Vg < Vto = 0.1 V), the 
reverse-biased gate depletes the entire N-doped channel. This does not 
entirely Switch o ff  I d s  however, as electrons from the source diffuse 
through depleted areas to the positively biased drain. This phenomenon,
known as source-to-drain subthreshold conduction, is an extremely 
complex and important topic of current research [28-31]. Roughly speaking 
(see Section 3.3 for a more accurate description) the subthreshold transport 
Of majority carrier electrons from source to drain Occuis through a 
combination o f thermionic emission and diffusion, somewhat analogous to 
current transport in Schottky barriers. The potential barrier that carriers 
from the source must overcome to reach the drain increases as the gate bias 
is taken more negative, as depicted in I-D by Figure 3.3. The current is 
exponentially dependent on the potential barrier (j>b,
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Figure 3.1 Doped-channel FET off-state leakage currents. The parasitic 






Figure 3.2 Doped-channel GaAs FET subthreshold leakage current 
characteristic. To maximize DRAM cell storage time the 
device should be biased at Vq -  Vc(IDMiri)- This characteristic 
was taken from a IOx 350 Jtm2 ring-gate MESFET.
so the subthreshold source-to-drain conduction declines exponentially with 
increasingly negative gate voltage [30]:
I d s s u W) is the current measured at threshold ( V q  = V t o )> and nsUb is the 
subthreshold ideality factor. The term in the square brackets simplifies to 
unity for any appreciable Y d s  > 0.1 V, so it is essentially irrelevant to the 
DRAM access transistor leakage problem. An nsub = 1-0 represents the 
ideal case that the change in gate potential translates 1:1 into a change in 
channel potential, thereby causing Ids to change by a factor o f e ^ 0^ .  An 
equivalent expression for the I d s  subthreshold current given in (3.2) is:
where Ssub is defined as the subthreshold slope. The subthreshold slope 
represents the gate voltage swing required to change Ids by a factor o f 10, 
and is extracted from the linear slope (measured in volts/decade) o f the 
IqgiO plot o f I d s  versus Vq (Figure 3.2). The subthreshold slope SsUb is 
related to n$ub by:
Ids = IDSSubO 10
(1/SsubXVo-VTo)
(3.3)
Ssub = ^Subln(IO )
q (3.4)
At room temperature (300 K), the ideal subthreshold slope corresponding 
to nsub = 1.0 is Ssub = 60 mV/decade.
3;2.2 Gate Leakage
In a long channel device, the total drain current Id drops 
exponentially with Vq until Idg becomes significant (Figure 3.2). The 
operating point at which Id reaches its minimum value is referred to as die
12^





Figure 3.3 Subthreshold drain-to-source conduction in doped long- 
channel FET's. The gate controls the mid-channel potential 
along x = x' thereby controlling the potential barrier $b that 
source electrons must surmount to reach the drain. The 
potential diagram is taken along y = y'.
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subthreshold current minimum IDMin- The operating region in which I d g  is 
the dominant leakage mechanism (V g < Vc(IDMin)) is referred to as the 
gate-diode-limited subthreshold regime.
Idg is the current between the negatively biased gate and the 
positively biased N-drain region, which actually is nothing more than the 
reverse-biased leakage o f the gate-to-drain diode. The drain current 
minimum IoMin of a long-channel FET is thus determined by the gate diode 
leakage. Because it has a Schottky gate, the same thermionic emission 
mechanisms presented in Section 2.14 limit the current minimum of a 
MESFET. Similarly, IoMin of a lpng-channel JFET is determined by the 
same PN junction thermal generation leakage mechanisms that were 
discussed in most of Chapter 2.
In cases where Idg changes rapidly with V g (e.g., Figure 3.2), the 
choice o f device threshold voltage can seriously affect IDMin- Had the 
threshold voltage of the device in Figure 3.2 been around -0.5 V, Iomin 
would've occured near Vg = -1.0 V; the corresponding increase in V dg 
w ould’ve meant a greater than 10-fold increase in the apparent 
subthreshold current minimum.
3.2.3 Direct Comparison of JFET and MESFET Leakages
To experimentally compare the leakage characteristics, die epitaxial 
JFET and MESFET cross-sections of Figures 3.4 and 3.5 were fabricated 
using procedures outlined in the Appendices. A large WGate -  350 pm 
ring-gate FET structure (Figure 3.6a) was used as a basis o f comparison, 
with the difference in gate length being a factor of 2 (JFET Lcate = 5 pm, 
MESFET Loate = 10 pm). Figure 3.7 shows the measured subthreshold 
current characteristics of the JFET and MESFET structures on the same 
axis. The PN junction gate JFET exhibits almost alOOO-fold smaller loMin 
than the Schottky gate MESFET which cannot be attributed to the 
difference in V dg- This difference reflects the low-leakage superiority of 
PN junctions over conventionally prepared Schottky barriers in GaAs 
(Section 2.14). These results imply JFET-based DRAM technologies will 
have longer storage times than conventional MESFET-accessed approaches.
Ti
500 A P+
Ni/Au/Ge/Ti J (^Ohmic Contact j v
1300 A N GaAs Channel N0 = 4 x 1017 cm '3
:. ' ■
. . . . . 500 A P- GaAs N0 = 1 XlO17Cm'3
I  : ■
BufferLayersandSubstrate
.
Figure 3.4 Epitaxial JFET cross-section. The processing sequence was 
gate metal definition, mesa etch, P+ cap removal etch (i.e., N- 
channel surface exposure etch) self-aligned to the gate metal, 
and ohmic contact deposition and alloy (Appendix 2).
(Ohmic Contact 
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Figure 3.5 EpitaxialMESFET cross-section. The processing sequencewas 
mesa etch, ohmic contact deposition and alloy, and gate recess- 
etch and gate deposition patterned by the same mask 
(Appendix I).









Figure 3,6 Epitaxial FET test structure layouts. The ring-gate structure 












Figure 3.7 Comparison o f JFET and MESFET transistor turn-off 
characteristics. The increased MESFET leakage is due to 
thermionic em ission of electrons over the Schottky gate 
potential barrier, whereas the JFET PN junction gate leakage 
is limited by thermal generation. The layout o f the devices 
compared is given in Figure 3.6a, with JFET Loate -  5 pm and 
MESFETLGate=IOpm.
3.2.4 Reduced MESFET Leakage Through (NH^S-Treated Gates
The subthreshold drain current minimum o f a long channel 
Me Sf e t  could be reduced if  the reverse biased Schottky gate diode 
conduction ( I d g  of Figures 3.1 and 3.2) were diminished [29,30]. The 
primary source o f current in QaAs Schottky barriers is thermionic 
emission of carriers over the junction potential barrier (Section 2.14). By 
fabricating GaAs MESFET's employing the (NH ^S-technique of Section 
2.14.3 to increase the barrier height o f the Schottky gate, a remarkable 
reduction gate-diode-limited MESFET subthreshold current was obtained.
The complete fabrication procedure for the MESFET structure of 
Figure 3.5 is outlined in Appendix I, but the application o f (NFL^S-treated 
gates is detailed here. Wafers with the gate pattern already defined in 4% 
PMMA resist were soaked for 2 minutes in a saturated (NHO2S solution, 
DI rinsed, blown dry. The teated wafers along with untreated control 
samples were then placed into a vacuum system, and Au gates were 
thermally evaporated with the wafers cooled to near 77 K by circulating 
LNa through the substrate holder. To minimize defecLfonning surface 
chemical reactions, the processihg from the treatment to pumpdown of the 
evaporation system was carried out without delay, and use o f excited 
electron sources (e.g., electron beams and ionization gages) was explicitly 
avoided [15-17,27,28].
Figure 3.8 shows the measured drain and gate currents o f typical 
(NH4)2S-treated and untreated 10 x 350 pm2 ring-gate MESFET's (layout 
in Figure 3.6a) as a function o f gate voltage with V d s  = 0.5 V .  The 
(N H ^aS-treated gate MESFET's exhibited a greater than 100-fold  
reduction in subthreshold current minimum IoMin over their untreated 
counterparts. This decrease is directly attributable to the reduction in 
leakage current of the ammonium sulfide treated Schottky gates. To our 
knowledge, the current density of the subthreshold current minimum (in 
terms o f both current/gate area tmd curfent/chanhel width) is the lowest 
ever reported in a GaAs MESFET [28-31,33-36]. Aside from the 
reduction in subthreshold current, there were no discemable differences 




Figure 3.8 Comparison of (NFL^S-treated gate and conventional gate 
MESFET subthreshold current characteristics. The 10 x 350 
pm 2 structure o f Figure 3,6a was used on the device cross- 
section o f Figure 3.5, and the drain-to-source voltage is 0.5 V.
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The electrical characteristics have remained stable for over a year 
during undessicated storage at room temperature, despite the absence of 
passivation layers. This technique shows promise for use with gate 
materials other than gold, provided deposition techniques and gate-to- 
semiconductor work function differences are optimized. As no  exotic M- 
situ processing is required, the technique is suitable for use in large-scale 
mtegrated circuits such as high-density DRAM's.
3,2.5 Drain Diode FET Leakage
Although Figure 3.1 depicts the two most well-known sources of 
transistor leakage (Ids and Idg), the simplified schematic FET overlooks 
the existence o f substrate leakage mechanisms. A more accurate 
representation of an integrated circuit FET includmg the substrate is given 
in Figure 3.9. For speed purposes, most GaAs IC FET's are fabricated on 
sem i-insulating starting material to m inim ize parasitic substrate 
capacitances. As in Figure 3.1, the drain is biased to + 0.5 V and the 
sburee is grounded. However, the presence o f insulating material does not 
completely elimmate Me flow o f current between the positive drain and the 
grounded substrate, resulting M n third parasitic drain leakage mechanism 
lDSub.
Smce most unmtentiopally doped GaAs material is p-type m nature, a 
P N junction diode is effectively formed with the drain. This junction is 
exactly the same as the lower junction of the non-symmetric P+NP' storage 
capacitors discussed in Section 2.12. Deperidmg on the substrate acceptor 
concentration, the jurictiori depletion will extend deep into the substrate, 
and thermal generation of electron-hole pairs will take place in the reverse- 
biased depletion region resulting in leakage current.
3.2.5.1 Alloy Contact Drain Diode Leakage
Deperiding Upon the ohmic contact process employed during FET 
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Figure 3.9 FET drain subthreshold leakage sources including drain-to-
substrate leakage.
PN junction physics. There are numerous recipes for the formation of 
low-resistance ohmic contacts to n-type GaAs. Most of these involve a 
thermal annealing procedure in which part of the ohmic metallization 
diffuses somewhat into the semiconductor. There are often cases where the 
ohmic contact spikes far into the semiconductor, beneath the metallurgical 
PN junction as depicted in Figure 3.10. This condition does not completely 
short out the drain diode junction. Each spike can be viewed as a tiny 
rectifying Schottky barrier to the lightly doped semiconductor, and the 
insulating material provides a series resistance to die grounded substrate.
In cases where sufficient spiking had taken place, the electrical 
characteristics of the drain-to-substrate diode were dominated by the spiked 
contact metal instead o f the PN junction. I-V measurements conducted on 
various test structures revealed that spiking was present on almost every 
wafer fabricated during these experiments, though JFETs were generally 
more afflicted than MESFETs. Because ohmic contact quality is highly
process dependent* spiking may not be a problem in FETs fabricated 
elsewhere.
The drain diode leakage was large enough in some FET's that it 
played a significant role in the measured drain leakage characteristics. The 
measured JFET leakage characteristic of Figure 3 .11 is one such example. 
The drain current minimum of this device is not limited by gate-to-drain 
leakage as outlined in Section 3.2.2, but is instead determined by drain-to- 
Substrate leakage. This fact was established through several experimental
observations. The drain current does not increase as V g is taken negative 
beyond the current minimum, indicating that the bias on the dominant 
leakage mechanism is not changing with gate voltage. Since the drain-to- 
substrate bias is constant at 0 .5  V  while V g d  varies with gate bias, this 
immediately suggests that the drain diode is responsible for the apparent 
cuirent minimum. Second, the observed current minimum is consistent 
with measurements of drain-to-substrate diode testers on the wafer. 
Finally, measurements o f the gate-to-channel diode (lower curve o f Figure 
3 .1 1 )  and related test structures revealed that Idg  was approximately 100  
times smaller than the measured drain current minimum.
If a spiked ohmic drain contact were incorporated into an overall 
DRAM cell, the storage time effects would most likely be catastrophic. 
The P+NP' capacitors of Section 2.12, whose bottom junctions are similar 
to the drain-to-substrate diode o f a JFET or MESFET, showed storage
times o f a few seconds. Given the above experimental results, the increase 
in leakage current from the ohmic contact spiking would most likely 
decimate DRAM cell storage times (Figure 3.10).
It is believed the spiking problem can be eliminated with an 
improved ohmic contact process; however, a simpler solution is to get rid 
of the drain ohmic contact metallization altogether. The directly-connected 
diode capacitor cells o f Chapter 4 realize this concept, and the spiking
problem is rendered obsolete in DRAM cells o f  this type. For these 
reasons the spiking leakage will be removed from further consideration as 
a factor limiting DRAM cell storage time. However, the parasitic spiking 
leakage could pose problems to the development o f  non-directly connected 
cells. Furthermore as witnessed by the characteristics o f Figure 3.11, it 
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Figure 3.10 Excess drain lecdcage caused by alloy contact spiking. The 








Figure 3 .11 Effect o f spiked drain contact on measured JFET subthreshold 
drain current characteristics. The spiked drain diode (Figure 
3.10) determines the drain current minimum. This 5 x 350 
pm2 device had the layout given in Figure 3<6a.
For this reason most o f the JFET drain current minimums presented in this 
work were determined from gate diode characteristics, and are not directly 
measured drain currents. In the absence of drain-to-substrate leakage, the 
gate-to-drain diode ultimately determines the leakage performance of the 
long-channel FET. Aside from a few differences, these gate leakages 
roughly amount to the reverse-biased diode leakages that were detailed in 
Chapter 2.
3.2.6 Experimental Long-Channel JFET Subthreshold Leakage
Proper analysis of experimental JFET and MESFET leakage currents 
requires careful consideration o f device geometries and non-obvious 
parasitic device leakages. The JFET cross-sections o f Figure 3.4 were 
investigated, and fabrication procedures are outlined in Appendix 2. 
Figure 3.12 shows the measured Vds = 0.5 V subthreshold drain 
characteristics of a 5 x 350 pm2 ring gate JFET (Figure 3.6a) at 25, 44, 
and 85° C. Excessive drain diode spiking leakage dictated that current 
minimums be measured separately using the gate diode (c.f. Figure 3.11). 
As expected for a long-channel device, the threshold voltage of -1.0 V was 
not a function of drain bias below Vds = 2 V. The subthreshold ideality 
factors fell between 1.1 and 1.3, and IoMin resided somewhere between Vq 
= -1 .4  t o -1.5 V  for the temperature range tested.
The examination of non-ring-gate JFET's provided some valuable 
information on parasitic leakages. These transistor leakages are often 
overlooked because they have little effect on conventional FET IC's, but in 
a DRAM process requiring very low access transistor leakages they could 
devastate cell storage times. In the first JFET processing run, device mesas 
were defined prior to gate metallization resulting in the device structure of 
Figure 3.13a. The drain current minimums of small non-ring-gate devices 
(Figure 3.6b, Wcate = 25 pm, I pm < Lcate < 10 pm) were noted to be 
larger than Idmhi for the huge 5 x 350 pm2 ring-gate device (Figure 3.6a). 
The disparity was due to tiny Schottky diodes formed between the the N- 
channel mesa sidewall and the gate metallization (Figure 3.13a). The 





Figure 3.12 5 x 350 fim2 ring-gate JFET subthreshold current 















b) Corrected epitaxial non-ring-gate JFET
Figure 3.13 Conventional epitaxial JFET structures. Device a) showed 
excessive gate leakages due to parasitic Schottky diodes 
formed between the channel sidew all and the gate; 
metallization.
to the mesa definition, producing the non-ring-gate device structure shown 
in Figure 3.13b.
A direct characterization o f IoMin as a function o f JFET gate 
dimensions would have been useful, as it might verify the gate diode 
scaling dependences predicted by the PN junction physics o f Chapter 2. 
However, parasitics from the large gate probe contact in Figure 3.13 and 
spiked drain diodes prevented the accumulation o f meaningful data 
regarding this subject. An in-depth analysis of ring-gate JFET leakage is 
left to Chapter 4, where direct comparisons to PNP capacitor leakages are 
drawn.
3.2.7 Experimental Long-Channel MESFET Subthreshold Leakage
The MESFET cross-section of Figure 3.5 were fabricated using the 
process outlined in Appendix I. The approach relied on a wet recess-etch 
to defm e the doped-channel thickness under the gate, so etch-rate 
nonuniformities caused inter-wafer threshold variations of a few tenths of a 
volt. The leakage characteristics o f a conventional (untreated) 10 x 350 
pm 2 ring-gate MESFET's (Figure 3.6a) are given in Figure 3.14. The gate 
leakage is much larger that the drain diode leakage, so measured drain 
current inirtimums are consistent with measured gate Currents. It is 
interesting to note that V g ( I d m u i)  changes little with temperature.
Due to parasitic leakages associated with non-ring-gate structures, 
consistency between Ig and IDMin was only observed in the ring-gate 
structure. As depicted in Figure 3.15, the gate metallization which lies off 
the mesa effectively forms a P-type Schottky diode to the substrate. The 
application o f negative gate bias to tum -off the N-channel MESFET 
produces a forward-bias on the parasitic diode to the grounded substrate. 
Although the resulting current flow  is limited by the highly resistive 
substrate, Figure 3.16 shows that it is several orders o f magnitude larger 
than the drain current minimum. An insulating dielectric placed between 
the gate contact and the substrate would help the situation, but the parasitic 
cannot be completely eliminated due to gate-mesa overlap requirements.
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T = 9 1 .0  0C
Figure 3.14 Conventional 10 x 350 jam2 ring-gate MESFET subthreshold 
current at three different temperatures. The gate-to-channel 
leakage is larger than the drain-to-substrate leakage, so the 

















Figure 3,15 Epitaxial MESFET with large parasitic gate probe contact.
Even if  the probe contact were eliminated, a parasitic diode 
Would exist where the gate overlaps the edge of the mesa.
0.5 V
Gate Voltage (V)
Figure 3.16 Room-temperature subthreshold leakage performance of a 5 x 
30 pm2 non-ring-gate MESFET. The excess gate current 
arises from the off-mesa gate probe contact o f Figure 3.15.
The large gate contact was also responsible for some discrepancies in 
measured subthreshold slopes. The large current drawn by the gate contact 
changes the potential of the GaAs regions encompassing the doped channel. 
The result is a backgating effect, whereby the channel is pinched-off from 
both sides as Vg swings negative. Lacking any off-mesa contacts, ring-gate 
devices are gated only from the top, and thus exhibit higher subthreshold 
slopes. The subthreshold slope in Figure 3.16 for the 5 x 30 pm2 non- 
ring-gate device is very nearly ideal at 60 mV/dec (risub = 1.02), while IQ x 
350 p n r  ring-gate devices on the same wafer exhibit more realistic slopes 
near 70 mV/dec (nsub - 1.19).
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3.3 Short-Channel Access Transistor Leakage
As gate lengths shrink into the submicron regime, the electric 
influence o f  the source/drain regions becomes increasingly important. Due 
to the close proximity of the source and drain, the mid-channel electric 
potential is no longer solely determined by the gate; it is significantly 
affected by the source/drain potentials. This leads to what are 
appropriately called short channel effects in FET’s [1,29-36]. Figure 3.17 
pictorially demonstrates the fundamental nature of the short-channel 
problem. With the source and substrate grounded, the positively biased 
drain is close enough to the source that it's electrical influence extends over 
the channel length.
3.3.1 Threshold Voltage Dependence on Drain Bias
Despite the use of identical channel doping profiles, short-channel 
phenomena cause differences in the turn-off characteristics of short- 
channel FETs from their long-channel counterparts. The potential on the 
drain affects the entire short-channel, resulting in the threshold voltage Vt 
becoming a function of drain bias [1,29,30,32]. In doped-channel GaAs 
FET’s, the threshold voltage is linearly dependent on drain voltage [30] :
V t - V to + kV ds (3.5)
where K < O is the drain bias threshold shift coefficient, arid V to is the 
threshold voltage at zero drain bias. It should be noted that K is an 
empirical constant unique to a specific FET doping profile and gate length, 
arid that K - O  corresponds to the long-channel device situation.
3.3.2 Physics o f Short-Channel FET Ids Leakage
V./ /V- TThbugh:--valid for long channel FET's, the crude explanation of 
leakage Ids presented in Section 3.2.1 masks the extremely complex nature 
of source-to-drain subthreshold conduction. The potential barrier 4b that 
electrons must traverse to get to the drain is actually a two-dimensional 
function o f position. Just as gate voltage affects the channel potential, 
voltages at the source and drain also affect the device electrostatics. The 
source/drain influences are not important to Ids in a long channel device, 
because the gate exclusively controls the potential in the middle of the 
channel. The electrostatic potential 4(x,y) in the device of Figure 3.3 is 
only a function o f y in the mid-channel region along x =  X'. Thus the 
potential barrier that electrons surmount to reach the drain varies only 
with depth y. Whether current flow  over this barrier is modelled by 
thermionic emission, diffusion, or thermionic emissiori-diffusion theory, 
the current density is exponentially dependent on die barrier height 4>b(y)
J(y) = Jo(y) e -* * * *  (3.6)
Figure 3.18 represents a calculated subthreshold potential distribution in 
the middle o f a long-channel FET along the Figure 3.3 line x = x' [I]. The 
exponential dependence of (3.6) suggests that the vast majority o f current 
should flow at the depth o f the potential minimum y^ min- As the gate is 
taken to an increasingly negative bias, the potential minimum increases to 
decrease Ids, and y^ min shifts slightly to a greater depth.
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Figure 3.17 Short-channel source-to-drain subthreshold leakage. The 
barrier that source electrons must surmount to reach the drain 
is affected by the source/drain potentials, and the minimum 





Figure 3,18 A potential diagram calculated along x = x ’ of Figure 3.3 for
In short-channel FET's, the electrical influence o f the source and 
drain warrants a very complex 2-dimensional consideration o f drain-to- 
spurce subthreshold leakage. There has been much work concerning the 
theoretical modelling and minimization o f short-channel source-to-draiti 
subthfeshold leakage [1,31-40] Only general results of these short-channel 
studies and their effect on FET subthreshold leakage current are discussed 
in this section.
As with the long-channel case, the analysis centers on the potential 
that carriers must surmount to reach die drain. The potentials throughout 
the device can be computed by solving Poisson's equation in two- 
dimensions. The near-gate channel regions (like (x',y') o f Figure 3.17) are 
still largely controlled by the gate, but the source/drain bias significantly 
influences the potential deeper beneath the gate. Generally speaking this 
influence makes the sub-channel electric potential (e.g., <|>(x',y") of Figure 
3.17) less sensitive to changes in the gate bias. Most subthreshold I d s  
electrons will take the potential minimum path from source to drain.
Because the electrical influence of the gate on the minimum potential 
barrier is diminished in a short-channel FET, the rate at which I d s  drops 
with increasingly negative V q also decreases. The change in Ids with V g 
remains exponential in nature, but the source-to-drain subthreshold ideality 
factor nsub is pushed farther above unity. This phenomena is observable 
for the experimental short-channel FET's of Section 3.3.3.
In extremely short-channel FET's (Lcate ~ 0.1 pm), the source and 
drain potentials increasingly dominate the path I d s  carriers take. Beyond a 
certain V q , the vast majority of leakage will occur in the deeper device 
regions whose potential is almost exclusively controlled by the source and 
drain. With minimal gate influence on the critical leakage path, Ids 
becomes largely independent of Vq at larger gate biases. In this manner 
the IDMin in extremely short-channel FET's is limited by drain-to-source 
leakage instead o f drain-to-gate diode leakage [36].
3,3 3 Suppression of Short-Channel Effects Through Buried P-Layer
Since enhanced circuit speeds are largely driven by shrinking gate 
lengths, reducing detrimental short-channel effects in doped-channel GaAs 
FET's has been animportant topic in recent years, hi the early 1980's 
most GaAs MESFET and JFET processes simply placed an n-type channel 
layer on top o f semi-insulating material. This insured the presence of large 
depleted areas under the device resulting in minimal parasitic substrate 
capacitances. However, transistors fabricated in this manner contained 
problems that seemed to preclude the fabrication of sub-micron gate length 
FET's satisfactory for use in LSI ICs..'
Most o f these problems were related to the interaction o f device 
channel with the undoped substrate [37-40]. Changes to the electric 
potential o f the undoped regions just beneath the channel affect the 
electrostatics of the doped FET channel, resulting in undesirable shifts o f  
device current and threshold voltage. When this potential change is due to 
voltage applied to a nearby device, the problem is referred to as sidegating. 
When the sub-channel potential change is induced by the FET's own drain, 
the results are short-channel effects discussed in the previous section.
In 1985, Yamasaki et al. proposed the introduction of a lightly doped 
p-layer beneath the doped channel to reduce the magnitude and scope of 
these channel-to-substrate interactions [33]. Though the p-layer is entirely 
depleted by the heavier doping of the n-channel layer, the band bending it 
produces yields a potential barrier at the back o f the channel (Figure 3.19). 
This potential barrier better confines subthreshold electrons, keeping them 
closer to the electrical influence o f the gate. Additionally, the extent to 
which drain and sidegating fields reach into the middle o f the channel is 
reduced by the higher donor concentration. Both these mechanisms relieve 
the dependence of channel characteristics on drain and adjacent device bias, 
resulting in a significant reduction o f sidegating and short-channel effects. 
As one might expect from the above arguments, both buried p-layer doping 
and thickness effect the degree to which short channel effects are 
m inim ized[34-36,39,40].
The price that is paid for the buried p-layer is an increase in 
parasitic device-tp-substrate capacitances which could cut operational
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with depleted P layer
without depleted P layer
Depth Position (A)
Figure 3.19 Conduction band cross-sections along the x = x' line of Figure 
3.3 for FETs with and without buried p-layers. The doped- 
channel thickness has been adjusted so that the potential 
minimum occurs around 700 A. After Reference [I].
circuit speed. T h o u g h  depleted, the heavier p-doping charge beneath the 
device reduces substrate diode depletion depths resulting in increased 
device-to-substrate capacitances. Tliere is also an increase in the FET body 
effect [53]. Many studies on MESFET integrated circuit performance as a 
function o f buried p-layer doping profile were conducted in the late 1980's 
[34-36,3954Q]. As one might expect from the arguments proposed above, 
short channel device characteristics improved as the buried p-layer charge 
(i.e., doping-thickness product) increased. Tlie gains made in FET short 
channel performance appear to have Outweighed the increase in parasitic 
device capacitance and body effect. Buried p-layers are standard to all 
GaAs doped-channel FET IC processes, and some use buried p-layers that 
are ho longer entirely depleted [35,36].
3.3.4 Short-Channel Ids Subthreshold Current Model
Although the device physics outlined in the previous section is 
complicated, the circuit level models for short-channel GaAs JFET and 
MESFET subthreshold drain-tp-source leakage are not as complex. The 
I d S subthreshold conduction is modelled quite well by [30]:
I d s  =  Iossubo I - ex
■ H S H
3 T - (Vcs - Vto - kV ds)’
nsub kT
(3.7)
This expression is like the long channel I d s  leakage expression given in 
(3.2), but with the short channel threshold shift o f (3.5) added. Under 
subthreshold conditions, short channel effects manifest themselves through 
an increased nsUb and the threshold voltage shift o f (3.5).
The parameters K and nsub are uniquely determined by the two- 
dimensional device profile, so their theoretical modelling requires a full 2- 
D Poisson simulation o f the short-channel device structure in question. 
The theoretical 2^D modelling o f the epitaxial FET structures of Figure 
3.20 was carried out by Dungan in Reference [1], and the results are 
summarized in Figures 3.20 through 3.26. These simulations analyzed the
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Figure 3.21 Simulated conduction band cross-sections through the gates of 
enhancement and depletion mode MESFET's. Channel doping 
is 5 x IO17 cm'3, and V qs = V to - 0.1 V for both devices [I].
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Figure 3.22 Simulated subthreshold ideality factor for a comparable JFET 
and MEFET. The channel depths are a^^




Figure 3.23 Simulated subthreshold ideality factor versus channel doping 
for enhancement and depletion mode MESFET's. Channel 
depths adjusted to maintain V t o  = 0.3 V and-1.0 V [I].
Depletion
GateLength (nm)
Figure 3.24 Subthreshold ideality factor versus gate length for 
enhancement and depletion mode MESFET's. Channel doping 
= 5 x IO17 cm'3, and channel depths adjusted to maintain Vto 
=  0.3 V. The circles represent subthreshold'- slopes measured 
on experimental E-MESFET’s (see text). After Reference [I].
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Gate Length (tun)
Figure 3.25 K versus gate lengtli for an enhancement-mode MESFET.
Channel depth in simulations adjusted to maintain Vto = 0.3 
V. Circles represent k 's measured on experimental E- 













Figure 3.26 Sim ulated K versus gate length for a depletion-mode 
MESFET. Channel depdis adjusted to maintain Vfo - - 1 . 0  V. 
After Ref. [I]. ;
subthreshold behavior o f  enhancement-mode and depletion-m ode  
MESFET's as functions o f gate length and N-channel doping, and 
theoretical values for K and nsub were calculated [I].
The main insights gained from these simulations are worth noting, 
because the general trends apply to ion-implanted FET's as well. As 
channel doping is increased (while compensating channel thickness to 
maintain the same VtoX the devices become less susceptible to short 
channel effects. The potential minimum path is moved closer to the gate, 
so it is better influenced by changes in Vq . For the same reason, the 
simulated E-MESFET shows better subthreshold characteristics than the P - 
MESFET. The higher gate barrier o f a JFET pushes the potential 
minimum deeper into the channel, so  its subthreshold leakage 
characteristics are inferior to those o f a MESFET with the same doping 
and V to (Figure 3.22).
3.3.5 Experimental Short-Channel Measurements
The epitaxial MESFET of Figure 3.5 has nearly has nearly the same 
structure as the N d = 5 x IO17 cm'3 V to = 0.3 V  E-MESFET simulated by 
Dungan [I]. Figures 3.27, through 3.29 show the measured leakage 
characteristics of experimental short channel devices fabricated using 
direct-write electron-beam lithography. The short-channel effects 
mentioned above are readily visible as the gate length is shrunk from 2 pm 
to 0.5 p m .  The I d s  curve-shift associated with the drain bias steps (e.g., K 
in (3.7)) grows as Leate decreases, and nsub follow s a similar trend. 
Numerical values for k  and V tq were extracted from the measured Ids data 
using the procedure outlined in Reference [30]. When plotted against the 
theoretical data o f Figures 3.24 and 3.25, the parameters extracted from 
the measured data are in good agreement with the Dungan's 2-D  
simulations.
Structural and doping profile differences cause the short-channel 
parameters to take on somewhat different values in ion-implanted FET's,’
but the general trends are the same. Table 3.1 compares the short-channel
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Figure 3.27 Experimental 2 x 30 pm2 epitaxial MESFET subthreshold 
characteristics. V to = 0.11 V ,  K < 0.006, nsub-  I-Ol.
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Figure 3.28 Experimental I x 30 pm2 epitaxial MESFET subthreshold 
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Figure 3.29 Experimental 0.5 x 30 pm2 epitaxial MESFET subthreshold 
characteristics. V to = 0.33 V , K = 0.022, and nsub = 1,26.









Purdue Epi-MESFET (Fig. 3.28) 1.0 0.20 - 0.0109 . ' , 'U iv
Purdue Epi-MESFET (Fig. 3.29) 0.5 0.33 - 0,0219 1,27
IBM Epitaxial MESFET [41] 0.5 0.29 - 1.25
HoneyweU SAG MESFET [30] 1.0 0.10 -0.035 1.3 }
Honeywell SAG MESFET [34] 0.5 0.10 1.6
NTT SAINT MESFET [36] 0.1 ' - 0.5 1.7 ■
Texas Instruments D-MESFET [29] 1.0 -OtT i -00359 . - M  5 ;V
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Isb leakage parameters reported in published literature to the epitaxial 
MESFET results reported above.
Epitaxial short-channel JFET's were also characterized. These 
devices had the same structure o f Figure 3.4, except the channel doping 
was reduced below 3 x IO17 cm"3 to give a Y to  of -0.25 V. Measured 
subthreshold slopes as a function o f gate length are plotted th Figure 3.30. 
Down to LQate = 0.5 Jim these JFET's exhibited satisfactory drain-to-source 
turn-off characteristics, as IoMin was determined by gate-to-drain or drain- 
to-substrate diode leakage (Section 3 . 2 ) a n d n s Ub stayed less than 1.5. 
Through careful E-beam assisted lithography, a 0.25 Jim-drawn gate length 
JFET was obtained, but it's leakage characteristics were not satisfactory 
(Figure 3.31). There are monsterousincreases in K and nsubwhich push 
the drain current minimum beyond reasonable logic GaAs logic biases. I d s  
never becomes insignificant compared to diode leakages, whicli implies that 
source-to-drain conduction through the substrate is dominant. The physical 
gate length of this transistor is hipst likely less than 0.25 Jim due to etchant 
undercutting associated with the P+ cap removal etch (Figure 5.3, Step 4).
3.4 Power !Dissipation
The importance o f standby power dissipation is underscored by the 
fact that the average RAM cell spends 99% of its time in the idle 
unaddressed state. The idle-state power consumption o f a DRAM cell is 
dictated by the leakages o f  the turned-off access transistor through the 
current-voltage product. As they pertain to the storage time of the device 
through I d , most o f the off-state leakages present have already been 
mentioned in Sections 3.2 and 3.3.
3.4.1 Substrate-to-Gate Punchthrough Current
A major source o f transistor leakage current was overlooked in 
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Figure 3.30 Experimentally measured epitaxial JFET and MESFET 
subthreshold slopes.
Gate-to-Source Voltage (V)
Figure 3.31 Measured very short channel epitaxial JFET subthreshold 
characteristics. LGatc ~ 0.25 pm, Woate = 20 pm.
mode FET is turned-off by applying a negative V g  so  that the N channel 
becomes entirely depleted. With the gate and substrate channel depletion 
regions touching each other a puncthrough conditon occurs [119,131]. The 
potential barrier between the gate and the substrate is reduced to the point 
where a substantial number o f substrate holes flow to the negatively-biased 
gate (Figure 3.32). Although high resistivity substrates can limit the 
current flow  somewhat, punchthrbugh currents can greatly influence the 
static DRAM cell power dissipation. Figure 3.33 shows the leakage 
currents that flow  in a JFET transistor biased at its drain current 
minimum. The vast majority o f off-state power dissipation arises from 
gate-to-substrate punchthrough. The punchthrough Current in this 
particular device is terribly exacerbated by the fact that only I pm of 
insulating material isolates it from a P+ substrate, and the effective  
punchthrough area includes a 20 x 20 pm2 gate probe contact (Figure 
3.13b). Even so, the 0.15 pW off-state power dissipation compares very 
favorably with the I to 10 pW found inG aAs SRAM cells.
Punchthrough current often plays a major role in DRAM cell power 
dissipation, but it is not always dominant. Figure 3.34 shows the gate and 
drain Currents o f two 10 x 350 pm2 ring-gate MESFET's, one with an 
(N H ^S-treated gate and the other with a convential untreated gate. The 
large gate-to-drain leakage o f the conventional MESFET swamps out the 
punchthrough current, making IdG the dominant power consuming leakage. 
Even so, the off power consumption o f this large device is less than 10 nW. 
In the (NH4)2S-treated sample with reduced gate-to-drain diode leakage, the 
punchthrough current is readily visible as it becomes the largest device 
Cufrent for Vg < -0.4 V. A reasonable storage-state bias point for this 
device is Vg = 0.5 V, and although punchthrough is significant, the power 
cbhsumption is less than I nW, In a non-ring-gate MESFET the parasitic 
gate overlay diode could become a primary source o f transistor off-current 
(Figure 3.15). However the gate current measured in Figure 3.16 shows 
that this is not a particularly serious problem on an insulating substrate, as 
the large 20 x 20 pm2 off-mesa gate contact draws less than 20 nW.
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Figure 3.32 Substrate-to-gate hole punehthrough current in a doped- 
channel GaAs FET. W hensufficiently negative v o lta g e is  
needed to turn o ff  the access transitor, the punchtrough 









Figure 3.33 Measured currents in a 2 x 20 (JLm2 JFiET as a function of gate 
voltage. The source and substrate are grounaed, and yD S -  
0,5 Vv The large Ig and Is ub is due to gate-to-substrate 
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Figure 3.34 Drain and gate currents in 10 x 350 pm2 (NFL^S-treated and 
untreated MESFET's. Source and substrate grounded, Vds =
0.5 . The gate to substrate punchthrough current is 
insignificant compared to Idg in the unctreated device, but it 




In addition to power consumption, gate punchthrough is undesirable 
because it could lead to unwanted substrate noise and sidegating problems. 
To elim inate off-state gate-to-substrate current flow , one can use 
enhancement-mode access so diat lDMih occurs at Vg = Vsubs = 0. One way 
to accomplish this is to simply use an enhancement mode access transistor 
with the proper positive threshold voltage. Under this scheme one would 
apply positive voltages to read and write the cell, but some care in the 
selection o f operating voltages must be taken to prevent excessive forward- 
biased gate currents.
A depletion-mode N-channel FET with Vto < 0 can also be biased so 
that it is turned off at V q  = Vsubs -  0- Instead of tuming-off the channel 
by applying a negative voltage to the gate, one can equivalently take the 
source and drain positive with respect to the gate and substrate. As 
opposed to using V g to raise the channel barrier in Figure 3.3, the source 
Fermi level can be pushed down with positive source bias V s b  to enlarge 
<J>b'. This enables a depletion-mode device to function effectively as a 
pseudo-enhancement-mode access transistor, whereby only positive  
voltages are employed to control the on/off state o f  the device.
Naturally, source biasing changes the operational device parameters 
somewhat through the body effect [53]. The channel-to-substrate depletion 
widths will be increased by the additional reverse bias, but most of this 
change is absorbed by the lightly-doped substrate instead of the conducting 
channel. This fact combined with the low operating voltages used in digital 
GaAs IC's make the body effect manageably small for the source biases of 
interest ( V s b  < 2 V). Given a constant source bias V s b > the change in FET 
characteristics is effectively modelled by shifting the threshold voltage. 
The epitaxial JFETs of Figure 3.4, which showed V to = -I-O V at V s b  =  0, 
exhibited a V t  = -0.87 V at V s b  = 1 0  V. The increased drain-to-substrate 
bias causes some additional drain-to-substrate leakage current to flow  
(Section 3.2.5);
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3.5 Access Transistor Operating Voltage Requirements
The access transistor of a dynamic memory cell must be capable of 
supplying a very large range of drain-to-source currents. To achieve high­
speed operation the capacitor-to-bitline current must be as large as possible 
during reading and writing, while in the storage state the drain current 
must be extremely small to maintain the charge on the capacitor between 
refresh cycles. The choice o f proper device threshold voltages and 
operating voltages is critical if these access transistor design goals are to 
met with GaAs JFET and MESFET technologies.
3.5.1 Key Device Characteristics
There are three key FET characteristics which will govern the range 
of voltages employed in the DRAM cell. Figure 3.35 illustrates these 
physical parameters on an Iq versus V q s  characteristic, and they are 
individually discussed and estimated in the following sub-sections.
3.5.1.1 Forward-Biased Gate Leakage
Without the gate insulator of the MOSFET access transistors used in 
silicon DRAM cells, the range of gate biases which can be applied to the 
gate o f a GaAs JFET or MESFET is restricted. If too much positive 
voltage is placed on the gate to turn on the access transistor, the forward- 
biased gate diode will draw as much current as the tumed-on transistor 
channel. This would clearly interfere with DRAM cell read operations, as 
a lot of the charge that's supposed to be sensed on the bitline will instead be 
lost to the wordline when the access FET is turned on.
V g m  is defined as the maximum forward bias which can be applied 
to the gate-to-channel diode before unacceptably large currents begin to 
flow . Although somewhat arbitrary, a reasonable definition o f  
unacceptably large in this work lies at a 1:10 ratio of gate diode current to 
channel current. Technically speaking, the gate voltage at which this ratio
occurs w ill change with lateral device dimensions, threshold voltage, and 
gate diode quality. However the similar geometries and small thresholds of 
most GaAs FET’s dictate that V gm  is primarily established by access 
transistor type through the magnitude o f the gate current. Typical values 
taken from published literature and measurements on the epitaxial FET 
structures o f  Figure 3 .4  and 3 .5  place V g m  = 0.6 V  for conventional 
Schottky gate MESFET's and V gm  = 1.3 V  for P N  junction gate JFET's
[4 3 ] . The reduction in forward-biased gate current in (NH ^S-treated Au 
gate MESFET's suggest that they have a Vgm = 0.8 V  [15-18].
3 .5 .1.2 Tum-On Gate Voltage
To obtain high speed operation one should maximize the access 
transistor on current. It is useful in the ensuing discussions to define AVon 
as the voltage beyond threshold which must be applied to the gate to 
achieve the desired bitline-to-capacitor current during reading and writing. 
This number is unique to each FET, so it should be selected from the access 
transistor's I d s  versus Y g s  characteristics. To prevent positive V g from 
causing excess gate current, AVon should satisfy:
■ '  V t +  AVon<  V gm  ‘ ■ (3 .8 )
which can be re-written as:
AVon < V g m  -  V t
To get a decent amount of current out o f a typical GaAs FET, AVon should 
be at least 0.5 V. The write speed will be maximized by employing as 
large a AVpn as (3.9) will allow; however, the considerations discussed in 
Section 3.5.2 show that too large a AVon will cut into the available logic 
swing.
3.5.1.3 Turn-Off Gate Voltage
In the storage state one wants to minimize access transistor drain 
current, so the wordline off voltage V w L (o ff)  should be near the drain 
current minimum of subthreshold leakage characteristic (Figure 3.1). 
However, as outlined in Sections 3.2 and 3.3, the location o f the minimum 
Vc(IDMin) is very device specific as it is a function of threshold voltage, 
subthreshold slope, and gate diode leakage. Noise considerations clearly 
dictate that V w L (off) should be more negative than V g ( I d m h i)* due to the fact 
that the current changes much less with voltage in the IDG-Iimited 
subthreshold regime than in the iDs-subthreshold regime, (Figure 3.1). In 
title IpG-Iimited regime the increase in gate current with decreasing Vg is 
typically smaller in JFET's than the MESFET's (Figure 3.7), so there may 
be a significant storage time versus noise margin design trade off in some 
MESFET's (e.g. the MESFET's of Figure 3.34).
In the discussion o f access transistor operating voltages, it is 
convenient to define AV0ff > 0 as the amount of voltage below threshold 
that the wordline is taken to in die DRAM cell storage state:
AV0ff = Vt - V\vL(0ff) = Vt - Vc(IDMin) + Vnm > 0  (3.10)
V n m  is the noise margin voltage to be added on beyond Vc(IDMin) to insure 
the device is always biased in the IDG-Iimited subthreshold regime. A 
reasonable neighborhood for V nm is 0.1 to 0.2 V. Estimates for AV0ff can 
be calculated from noise margin requirements and the subthreshold 
characteristics of the FET's being considered as DRAM access transistors. 
Room-temperature values o f AV0ff that would apply to various GaAs 
doped-channel FET's if they were operated as DRAM cell access transistors 












Figure 3.35 Graphical definition o f GaAs FET physical parameters and 
operating voltages. From the FET Id versus Vgs (solid line) 
and I g s  versus V g  (dashed line) characteristics, the device 
parameters Vr, AV0ff, AVon, and V q m  can be determined. 
These are in turn used to choose appropriate operating 
voltages VwL(off)r VwL(on), Vhigh, and Viow as-described in 
Sections 3.5.2 and 3.5.3. V g m  is taken to be the gate voltage 
at which 10 I g s  = Id (see text). Arbitrary FET characteristics
are shown for illustration purposes only.
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Table 3.2 Estimates o f AVGff at room-temperature for selected GaAs 
FET's. The current minimums were determined from V d s  =  





nsub AV0ff - Vnm 
(V)
Unt. RG MESFET (Fig. 3.8) 10 0.05 1.2 0.25
(NH4)ZS RG MESFET (Fig. 3.8) 10 0.05 1.2 0.45
Purdue Epi-MESFET (Fig. 3.28) 1.0 0.20 1.11 0.53
Ftirdhe Epi-MESFET (Fig. 3.29) 0.5 0.33 1.27 0.6
Honeywell SAG MESFET [301 1.0 0.10 1.3 0.29
Honeywell SAG MESFET [341 0.5 0.10 1.6 0.4
NTT SAINT MESFET r36] 0.1 -0.5 1.7 0.4
Texas Instruments D-MESFET [291 1.0 -0.73 1.35 0.37
Purdue RG Epi-JFET (Fig. 3.12) 5 -1.0 1.25 0.4
3.5.2 Fundamental Operating Voltage Requirements
To function adequately, but not necessarily optimally, all the access 
transistor must do is provide lots of on current and little off current. By 
choosing the proper operating voltages both JFET's and MESFET's can 
meet these requirements. This section examines the voltages used to 
operate functional GaAs DRAM cells.
To maximize the amount o f charge stored in the cell the difference 
between the logic low voltage V iow and the logic high voltage and Vhigh 
should be as large as possible. Maintaining a reverse bias on the channel- 
to-substrate diode restricts V iow to positive voltages:
V iow >0 (3.11)
Vhigh is limited by the positive voltage that can be placed on the gate of the 
access transistor. To conduct a significant amount o f current in the turned-
on state, V q should be biased as much above threshold as Vgm will allow 
before excessive gate currents are drawn (Section 3.5.1.1). therefore:
VwL(on) < Viow + Vgm (3.12)
To insure that all o f Vhigh gets written to  the storage capacitor, the gate of 
the access transistor should be held a threshold voltage drop above Vhigh 
[42,43]:
VwL(on) > Vhigh + Vt (3.13)
Relation (3.13) is a sufficient condition for writing the DRAM cell, but it 
does not assure that the writing of Vhigh will take place with the desired 
speed. To meet access transistor speed requirements when writing a Vhigh, 
V gs must be held AVon above (3.13):
VwL(on) ^ Vhigh + Vt + AVon (3.14)
The combination of (3 .1 2 ) and (3 .1 4 ) defines the range for VwL(on)‘
Vhigh +  V t +  AVon ^ Vwuon) <  Viow +  V gm  (3 .1 5 )
Relation (3.15) places a restriction on Vhigh^
Vhigh- Viow + V gm  _ V t - AVon (3 .1 6 )
The gate o f the access transistor should never be forward-biased in 
the off state. Thus:
VwL(Off)^Viow (3 .1 7 )
For sufficient access transistor turn-off in the storage state, V gs should 
always be less than V t - A V 0ff. Therefore:
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VwL(Ofl) - Viow ^ Vt - AVoff (3.18)
Which leads to:
YwL(Off) ^  V r  -  A V 0ff +  V iow  (3.19)
The union of (3.17) and (3.19) defines the acceptable range of V w l(oA>
Given a GaAs FET with physical parameters V t , V g m , AVon, and 
AV off, the above relations specify the range o f DRAM cell operating 
voltages. This range of voltages is considered non-optimal because it does 
not attempt to set VwL(off) = O V to minimize standby-state gate currents 
(Section 3.4). However the experimental results of Chapters 4 and 5 
clearly show that test DRAM cells can operate under these conditions.
To maximize logic swing, (3.11) and (3.16) should be treated as 
equalities, and this will uniquely specify V w L (on ) (= V g m )  through (3.15) 
and the maximum value o f V w L (o ff) through (3.19). The resulting GaAs 
DRAM cell operating voltages are plotted as a function of access transistor 
threshold voltage Vt in Figures 3.36 and 3.37. These plots are based on 
reasonable estimates for the device physical parameters V g m , AVon and 
AVoff. The disparity between the operating voltages o f the JFET and the 
MESFET arises from the difference in V g m - fTbe logic swing of both 
FET's increases with more negative device threshold, but this benefit must 
be weighed against increased leakage from larger drain-to-source biases on 
the access transistor and the larger voltage swing required to drive the 
wordline between V w L (on ) and V w L (o ff). Although it is not apparent from 
the operating voltage plots, it is important to note that one can sacrifice 
some logic swing to allow a larger AVon to increase the transistor 
read/write current. Similarly, given a specified logic swing, shifting the 
threshold negative also allows larger values of AVon. Although not shown, 
it should be noted that the improved Vgm of an (NFL^S-treated MESFET 










Figure 3.36 Generalized JFET DRAM cell operating voltages as a function 
of access transistor threshold voltage. The voltages shown 
m axim ize logic swing (see text). Generalized JFET 
parameters used to generate plot: V g m  = 1.3 V, AVon = 0.5 
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Figure 3.37 Generalized MESFET DRAM cell operating voltages as a 
function o f access transistor threshold voltage. The voltages 
shown maxim ize logic sw ing (see text). Generalized  
MESFET parameters used to generate plot: Vgm = 0.6 V, 
AVon = 0.5 V, AVoff = 0.6 V (Section 3.5.1).
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3;5.3 Pseudo-Enhancement Access Operating Voltages
As introduced in Section 3.4, it would be highly advantageous to 
have the storage state wordline voltage V w L (off) equal to zero volts, This 
would eliminate parasitic substrate-to-gate currents that could result in 
sidegating noise and greatly increased power dissipatibn. By shifting Viow 
to a positive voltage, the source-biasmg technique of Section 3.4.2 can be 
applied to set:
VwL(Off) = VG = Vsubs = O (3-20)
This psuedo-enhancement-mode access scheme elim inates off-state  
substrate-to-gate current, W hen(3.20) is substituted into (3.19), the result 
w a h  additional restriction on Viow:
(3.21)
Given a GaAs FET with physical parameters V t , V g m , AVon, and 
AVom relations (3.20), (3.21), (3.16), (3.15), (3.17), and (3.19) (which are 
most easily considered in that order) specify the DRAM operating voltages 
that allow the elimination of off-state substrate-to-gate current. Treating 
relations (3.21) and (3.16) as equalities yields the largest available logic 
swing, and similar to the previous section one can plot the operating 
voltages as a function of access transistor threshold voltage (Figures 3.38 
and 3.39). Technically speaking the source bias induced by Viow >  0 will 
cause a body effect shift in device characteristics (Section 3.4.2). However 
this can be compensated for in device design by selecting Vxo so that 
V t (V sb  = V iow) becom esthe desired threshold.
Viow ^
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Figure 3.38 Generalized JFET DRAM cell operating voltages under the 
pseudo-enhancement-mode access scheme as a function of 
access transistor threshold voltage. The voltages shown 
maximize logic swing while minimizing storage state power 
dissipation by setting VwL(off) =  O V  (see text). Generalized 
JFET parameters used to generate plot: V gm  = 1.3 V, AVon = 
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Figure 3.38 Generalized MESFET DRAM cell operating voltages under
the psuedo-enhancement-mode access scheme as a function of 
access transistor threshold voltage. The voltages shown 
maximize logic swing while minimizing storage state power 
dissipation by setting VwL(off) = O V (see text). Generalized 
MESFET parameters used to generate plot: V gm = 0.6 V, 
AVon = 0.5 V, AVoff = 0.6 V (Section 3.5.1).
GHAPTER 4 - GaAs DRAM CELLS
4.0 Tntroduction
This chapter combines the storage capacitor and access transistor 
concepts presented in Chapters 2 and 3 into complete operational DRAM  
cells. Sections 4.1 and 4.2 cover the fabrication, characterization, and 
successful room-temperature operation of JFET- and MESFET-accessed 
DRAM cells. The cells were based on the experimental epitaxial PN 
junction capacitors and FET's presented previously, so their behavior is 
compared the results of Chapters 2 and 3. Just us isolated capacitor storage 
times shrank with smaller device sizes, the storage times of complete 
DRAM cells will also decrease. Section 4.3 addresses the scaling behavior 
pf is  in complete DRAM cells. Section 4.4 presents variety a o f GaAs 
DRAM cell design issues which are specific to certain physical realizations 
of the capacitor-transistor DRAM combination. Based on the results o f this 
discussion, some cell designs that are compatible with ion-implanted LSI 
GaAs FET technologies are proposed and evaluated.
4.1 Experimental Demonstration of a JFET-Accessed DRAM Cell
The epitaxial common N-channel JFET-accessed configuration of 
Figure 4.1 represented a logical first prototype for a GaAs DRAM cell. 
The N epilayer provides the channel of the access transistor as well as the 
N-type storage node of the P+N junction capacitor. The simple fabrication 
proems is outlined pictorially in Figure 53 (Steps I - 5), and it is also 
described in detail on the runsheet given in Appendix 2 (Steps I - 35). The
S'
capacitor-part of' the: cell is -nearly'.identical to the P+NPv capacitors
described in Section 2.12, and the JFET is the same as Figure 3.4 except 
that ho ohmic contact is present at the drain connection to the storage 
capacitor. The direct N-channel connection to the storage node is 
advantageous because it eliminates excess drain-to-substrate currents 
(which could kill DRAM cell storage times) dial could arise from ohmic 
drain contact spiking (Section s .2.5.1). Furthermore, because the same 
junctions form the transistor and storage node, die transistor drain leakage 
should not greatly reduce storage times below those measured on isolated 
storage capacitors.
4.1.1 Operational Demonstration of the First JFET GaAs DRAM Cell
The physical layout o f the "first cell tested is given in Figure 4.2, 
Which is nothing more than a morn detailed representation o f Figure 3.6a. 
This structure consists o f  two 100 x 300 pm2 P+N junction storage 
capacitors surrounded by a ring-gate JFET access transistor with Lcate = S 
jam. Although only one contact is needed to form a bitline connection, a 
source and drain contact are included to test the characteristics of the access 
transistor. These characteristics are given in Figure 4.3, which is merely a 
reproduction o f the 25 0C curve o f Figure 3.12-
The charge state o f the storage node is determined by measuring the 
capacitance between the two P+ capacitor plates. (Measuring the 
capacitance o f a single 200 x 300 J i m 2 plate to the substrate would have 
provided a much weaker signal due to the small series capacitance o f the 
NP' diode to the substrate.) Unless otherwise specified, the capacitor plates 
are held at system ground along with the substrate. When the N-region of 
the storage capacitor is at zero bias, the equilibrium depletion capacitance 
of the two storage capacitor plates in series is observed representing a logic 
zero state. When the N-region has been charged to a positive potential 
representing the logic one state, the reverse bias on the diode junctions 
drops the measured depletion capacitance.
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Access JFET I Charge Storage Capacitor
Wordiine Capacitor Piate Connection
Figure 4.1 Common N-channel epitaxial JFET-accessed GaAs DRAM cell.
JFET
JFET Source JFET PNJunctionCharge
Figure 4.2 Physical realization of .the f i r s t  r e p o r t e d  GaAs JFET-accessed
I-T DRAM cell. Device layout is given in Figure 3.6a [3].
.•■ The; operating voltages Viow = 0 V, Vhigh -  0.7 V, Vwi^bfl).-£ ;-H45 V, 
and YwL(On) =  0 V were selected with the aid of the arguments o f Section
3.5 and the JFHT access transistor characteristics o f Figure 4,3.. To write a 
logic one, the bitline is taken to Vhigh -  .0 ,7=V arid the access transistor is 
turned on by taking the gate to VwL(on) = 0 V. Electrons, flow, from the; 
; storage node to the bit-line contact through the" tumed-on. a c c e s s '-  t r a n s i s t o r  
charging the N storage node to a positive potential. The write cycle is 
completed by restoring the wordline to VwL(Off) ~ -1.5 V prior to the bitline 
voltage changing away from Vhigh- A  logic zero is written to the cell in the 
same manner, except the bitline is held at Vjow = 0 V instead o f Vhigh-
Figure 4.4 shows an experimental demonstration o f writing Fs and 
0’s to the cell via the procedure Outlined above. Data are strobed into the 
cell during 1-ms write pulses applied to the gate o f the access transistor. 
ITiO measured capacitance changes at the time the write pulse is applied, 
iiidicating a proper change in the charge-state of die storage node. The fact 
that1 the capacitance does not change when the bitline voltage is altered 
shows that the bitline is sufficiently isolated from the storage node by the 
turned-off access transistor.
Reading of stored information is demonstrated in Figures 4.5. Here 
the bit line is monitored by a 0.5 pF active probe as illustrated in Figure 
4.5. With the access transistor turned off by Vg = VwL(off) = -1-45 V, 
electrons are removed from the storage node by forward biasing die top 
capacitor plate junction with a positive bias pulse to pseudo-write a logic 
one. A short time later the charge state o f the cell is sampled by bringing 
V q ^ VwL(Oh) -  O Y  to turn on the access transistor connecting the storage 
node to the bitline. A positive voltage excursion is observed on the bitline 
as the active probe charge shares with the positively charged storage 
capacitor. The bit-line voltage decays in about 250 {is due to leakage 
through the shunt resistance o f the probe (Figure 4.5), and this discharges 
both the probe tip and the storage capacitor. A second read pulse at 3.5 ms 
Shows a much smaller voltage excursion because the storage capacitor was 
discharged by the previous read operation and now contains a logic zero. 
The small excursion while reading the logic zero is attributed to charge 
redistribution during the positive voltage swing of V q, as some electrons 

















Figure 4.3 JFET DRAM  cell access transistor Id versus V q s  
characteristics. This was taken from the 5 x 350 jim2 ring- 
gate device o f Figure 4.2. Device parameters: Vto = -I-OV, 
nsub = 1.25, IoMin = 16 pA at Vq = -1.45 V.
'i .
Figure 4.4 Demonstration of the write capability of the JFET DRAM cell.
Note that the capacitance changes at the time of the I -ms 
wordline (gate) pulse in accordance with the voltage applied to 
die bitline contact. This data was taken at room temperature 
in the dark on theDRAM  cell of Figure 4.2.
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Figure 4.5 Demonstration of the read capability o f the JFET DRAM cell.
The potential o f the bitline is monitored by a 0.5 pF active 
probe, which electrically behaves like a DRAM array bitlihe 
during a sense cycle. See text for further explanation.
complete integrated circuit implementation, sense amplifiers would account 
for this in detecting and latching the data for readout [57].
4.1.2 JFET DRAM Cell Storage Time and Leakage Mechanisms
The gradual decay o f  capacitance in Figure 4.4 following a stored 
one is due to electrons repopulating the storage node through various 
leakage mechanisms. These mechanisms, which are pictorially outlined in 
Figure 4 .6 , have all been documented in previous sections o f this
dissertation. The leakages denoted by I and 2 are the reverse-biased PN 
junction mechanisms of Chapter 2, while the leakages labelled by 3 and 4 
are FET subthreshold drain-to-source and drain-to-gate conduction 
(Chapter 3). Since the drain of the access transistor is the same as the 
storage node, the FET drain-to-substrate leakage (Section 3.2.5, Figure
3.9) is considered part of leakage 2. There is no capacitance transient 
observable in Figure 4,4 after the storing of a logic zero, since this is the 
equilibrium condition for the cell.
To more thoroughly study the access transistor leakage mechanisms, 
the series o f capacitance recovery transients in Figure 4.7 were taken at 
room temperature. Using the procedure outlined previously, a logic one 
(Vhigh = 0.5 V) is written to the cell at time t = 0, and then allowed to 
decay with the bitline having been immediately restored to an idle value of 
V iow = 0 V. The difference between the transients is that the cell was 
Operated with varying wordline off voltages (VwL(off) = -1.32, -1.39, -1.62, 
and -1.82 V as shown in Figure 4.3). The behavior of the transients as a 
function of VwL(off) roughly matches the subthreshold drain leakage of 
Figure 4.3 as a function of Vg- When VwL(off) isn't negative enough (as is 
the case for VwL(off) = -1.32 V), access transistor source-to-drain 
conduction (leakage 3 of Figure 4.6) governs DRAM cell storage time. 
However when the cell is properly biased (VwL(off) < I -45 V), reverse- 
biased PN junction leakage mechanisms determine cell storage time.
A variation of the timestep technique of Section 2.3.5 was used to 
simulate DRAM cell capacitance recovery transients and storage times. 
The leakage components of Figure 4.3 can each be modelled or measured
189
VL = VWL(Off)
Figure 4.6 JFET-accessed DRAM cell leakage mechanisms that cause 
discharge of a stored one. Leakages I and 2 are the reverse- 
biased PN junction storage capacitor leakages presented in 
Chapter 2, while leakages 3 and 4 are die subthreshold FET 
drain leakage mechanisms presented in Chapter 3.
Time (Seconds)
Figure 4.7 JFHT DRAM cell capacitance recovery transients as a function 
o f wordline off voltage. A logic one is written to the JFET 
DRAM cell o f Figure 4.2 and then allowed to decay. The 
exact procedure used is as follows: At t = O the access
transistor is turned on for 5 msec by taking V q to VwL(on) =  0  
V with the bitline at Vhigh “  0.5 V . 2 msec after V q is 
restored to VwL(off) (value Specified in the figure), the bitline is 
restored to Viow =  O V . The thin lines represent calculations 
based on measured DC leakage currents, as discussed in the 
text [3].
as a function o f voltage, and these leakages in turn can be summed to 
provide the total current flowing into the storage node as a function of the 
voltages present in the DRAM cell. The storage node charge after a 
timestep At was calculated via (2.40) and (2.41), and the corresponding 
new storage node voltage was applied to the leakage current calculations 
for the next timestep. Simulations of this nature were carried out for the 
JFET-accessed DRAM cell based on measured cell I-V characteristics, and 
the results are given by the thin lines of Figure 4.7 [3].
In this particular device it appears that leakage from the capacitor 
itself is the primary limiting factor, but gate-to-drain FET leakage cannot 
be classified as completely inconsequential. The plot o f Figure 4.8 shows 
the measured 1/e storage time performance o f the JFET-accessed DRAM  
cell along with data taken from an isolated P+NP' storage capacitor on the 
same die. Consisting o f a mesa with two 100 x 300 pm2 top capacitor 
plates, the isolated storage capacitor has almost the same lateral dimensions 
and cross-section as the storage node of the DRAM cell. The minute 
difference between the isolated capacitor and complete DRAM cell storage 
times suggests that the properly-biased access transistor leakage is smaller 
than the storage capacitor leakage. This fact is not really surprising when 
one considers the experimental results of Chapter 2. Both capacitors have 
large areas of surface-exposed N-regions, and both have a large generation 
volume in the lightly-doped material beneath the N-layers. The fact that 
the capacitor and the DRAM cell show both show an activation energy 
somewhat less than half the zero-temperature bandgap (E geo/2  = 0.79 eV) 
is consistent with the surface-exposed capacitor behavior documented in 
Section 2.9.
j!- ( ! .  '
4.2 Experimental Demonstration of MESFET-Accessed DRAM Cells
Figure 4.9 shows a cross-section o f the recess-etched epitaxial 
MESFET DRAM cells that were investigated. The cell features a MESFET 
access transistor directly connected to a P+IN+ storage capacitor, and it is 
fabricated with 5 masking steps described in Appendix I and Figure 4.10.
1000/T (1/K)
• isolated Storage Capacitor 
° JFET-Accessed Cell
Figure 4.8 Gomparison of isolated capacitor and JFET DRAM cell 
storage times. The isolated capacitor has the same dimensions 
as the DRAM cell capacitor, and was located adjacent to the 
DR.AM cell on the wafer. The positive charge was written to 
the isolated capacitor with a I-Vr, 1-ms pulse, while a Vhigh =
0.5 V was the DRAM cell using the write one technique 
previously described with VwL(off) - —1.7 V  (see text and 
caption of Figure 4.7). The activation energy for the isolated 
capacitor i s Ea = 0.00 eV, while the DRAVt cell activation 
energy is Ea = 0.63 eV.
Qne o f the main advantages o f this configuration over the JFET 
configuration o f Section 4.1 is that the N-Iayer profiles of the access 
transistor and storage capacitor can be optimized separately. The charge 
density and available logic swing of the storage capacitor are maximized by 
the heavily-doped N+ layer, while the threshold voltage o f the access 
transistor can be set independently by the depth of the recess-etch.
The MESFET-accessed cell is read and written in the same manner 
as the JFET-accessed cell of the previous section. The only change is that 
the operating voltages must be adjusted to match the Tp versus Vq s 
characteristics of the MESFET's in question. Figure 4.11 demonstrates the 
write operation o f a MESFET-accessed DRAM cell, whereby the writing 
of Ts and 0's to the cell is monitored by measuring the storage node 
capacitance. In this particular case the operating voltages were chosen to 
demonstrate the pseudo-enhancement access scheme of Section 3.5.3, 
whereby VwL(0ff) = 0 V to eliminate undesired substrate-to-gate current m 
the storage state. When Viow is shifted away from ground, it is 
advantageous (but not necessary in all cases) to bias the top capacitor plate 
connection at Viow This decreases the voltage drop across the top 
capacitor junction resulting in reduced leakage and slighly increased charge 
storage density (Figure 2.4).
An active-probe measurement, similar to what was carried out on the 
JFET cell in Section 4.1.1, verified the read operation of MESFET- 
accessed DRAM cells (Figure 4.12). The difference in the bitline response 
between a read I and a read O is evident in the initial response o f the 
bitlines. After the charge has decayed through the shunt resistance o f  the 
probe with the wordline is still on, the effect of the forward-biased gate on 
the bitline can be witnessed by the positive plateau in the active probe 
signal. The degree to which V g controls the bitline potential is not 
surprising when one considers that V w L (on ) = 0.5 V  barely satisfies (3.12) 
for an assumed MESFET Vgm -  0.6 V. The result suggests that that Vgm 
is closer to 0.5 V for this particular MESFET (see Sections 3 .5 .1.1 and 
3.5.2).
An effort was made to document high-speed cell operation, but the
results were inadequate due to testing equipment limitations. The write 
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Figure 4.9 Recess-etched epitaxial MESFET DRAM cell. The thickness of 
'■■/ffie/yN-chaSihel beneath the gate is set by a recess etch. The 
target thickness was approximately 800 A ,  but there was 
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Figure 4.10 Epitaxial MESFET-accessed DRAM cell process sequence.
The correct epilayers are given in Figure 4.9, as some have 
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Figure 4.11 Demonstration o f  the write capability o f an epitaxial 
MESFET DRAM cell using a pseudo-enhancement-access 
operating voltage scheme. The logic levels are shifted 
positive so that YwL(0ff) = Vsubs = OV (see Section 3.5.3), and 
V to =  -0 .8  V  for this device. The layout of this DRAM cell is 
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Figure 4.12 Demonstration of the read capability o f an epitaxial 
MESFET-accessed DRAM Cell. The potential of the bitline is 
monitored by a 0.5 pF active probe, which electrically 
behaves like a DRAM array bitline during a sense Cycle. The 
measurement procedure is the same as that outlined in Section
4.1.1 for the JFET read measurement o f Figure 4.5, except 
that different operating voltages are employed as depicted 
above. The device tested in this figure has a Vjo = 0.1 V, and 
a layout geometry like Figure 4.17 with Loate = 2 pm. The 
positive bitline excursion for the read 0 cycle is due to 
current drawn by the forward-biased Schottky gate.
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pulse width of the VwL(on) write pulses in Figure 4.11. The cells functioned 
at pulse widths o f 20 ns, which was the the minimum pulse width 
obtainable on the experimental setup. Figure 4.13 shows a blow-up of the 
leading edge o f the "read I" bitline excursion of Figure 4.12. The delay 
between the start of the wordline pulse and the start of the active probe 
excursion is attributed to an inadvertent difference in apparatus cable 
length. The rise of the active probe on the bitline parallels the wordline 
voltage rise on the timescale shown, and the magnitude of the rise is 
comparable to the size of the "read I" excursion in Figure 4.12. These 
waveforms suggest a read access time of less than 20 ns, but this is well 
above the near-nanosecond read access speed believed obtainable (from 
SPICE simulations) in the cell structure measured.
4.2.1 MESFET DRAM Cell Leakages and Storage Times
The results of Chapters 2 and 3 suggest that thermionic reverse 
leakage of the Schottky gate-to-drain diode will dominate the storage time 
of the conventional MESFET-accessed DRAM cell, and this is strongly 
supported by the experimental evidence. Recall the comparison o f Figure
3.7 whereby IoMin of a PN junction gate JFET was well over a hundred 
times smaller than IDMin in a comparable Schottky gate MESFET. Since 
the benchmark device for this comparison was the ring-gate FET/DRAM  
cell structure of Figure 3.6a, a direct comparison of DRAM cell storage 
times can also be drawn provided proper operating voltages are employed 
to put VwL(off) ^ Vc(IDMin) in both devices. The Lcate = 1 0  jum MESFET 
version of the DRAM cell of Figure 3.6a showed a 1/e storage time of just
2.4 msec at room temperature, compared to 2.3 seconds for the L cate = 5 
Jim JFET version of the cell of Figure 3.6a.
The example given above paints a pretty bleak picture for MESFET- 
accessed cells, but much better storage time results are obtainable through 
use o f intelligent cell geometries and optimization o f Schottky gate 
metallization techniques. Along the lines of general arguments presented in 
Chapter 2, the storage time will depend on the magnitude o f the leakage 
currents relative to the charge stored in the cell. The stored charge is
200
L eading E d g e  of 
W ordline O N  P u lse
L e a d in g E d g e o f  
A ctive P rob e (Bitline) 
"R ead 1" R e s p o n s e
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Figure 4.13 Close-up o f the leading edge of the "Read I" active probe 
response. To better compare the rising edge response, the 
waveforms are normalized. Most of the delay between the 
rising edge of the wordline pulse and the rising edge o f  the 
active probe response is attributed to an inadvertent 
difference in apparatus cable length.
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Figure 4.14 Large non-ring-gate MESFET-accessed test DRAM cell.
20 25 30
T im e (m s)
Figure 4.15 Write one recovery transient taken from the MESFET DRAM  
cell of Figure 4.14. A logic one is written to the cell at t=0 
and allowed to recover. The procedure is similar to that 
outlined in 4.7, with Viow = 0 V ,  Vhigh ='0.5 V, V w L (o ff) = -0.2 
V, and VwL(on) = 0.5 V. MESFET Vt is approximately 0.2 V.
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proportional to the capacitor area, while the gate leakage is proportional to 
the size o f the gate. Since gate leakage dominates the storage time of 
conventional MESFET DRAM cells, the above argument suggests that 
cutting the area and perimeter of the gate relative to die storage node 
should result in storage time gains. A qualitative trend in this direction 
was noted in data taken from devices with varying lateral geometries, but 
due to scatter in the limited number of devices measured, a quantitative 
relationship was never established experimentally. Figure 4.15 shows a 
storage time transient taken from a the MESFET DRAM cell o f Figure
4 . 1 4 . The storage capacitoris die sam esize  as die ring-gate device o f  
Figure 3.6a, but the reduced access transistor gate size results in a larger 
1/e storage time of 21 msec.
Ib e  non-exponential capacitance recovery transient o f Figure 4 .15 
belies the FET-dominated nature of leakage that restores the storage node 
to equilibrium. Recallingthe derivation of Section 2.3.1, the exponential 
charge recovery o f isolated PNP capacitors was due the fact that the 
leakage current and charge are closely related through (2.27) and (2.28). 
In FET-Ieakage dominated DRAM cells however this coupling is destroyed, 
as the access transistor determines the leakage while the capacitor 
determines the charge. Measurements and timestep simulations reveal that 
the shape o f the recovery transient largely depends on the response of 
access transistor leakage to changes in the storage node voltage. In cases 
where die change in storage node voltage causes little change in access 
transistor leakage, the recovery transient becomes nearly lmear (like 
v Figure'- 4.15). ;■' ■ ;
4.2.2 (NH4)2S-Treated MESFET DRAM Cell
In Section 3.2.4 it was demonstrated that MESFET Schottky gate-to- 
draih leakage could be dramatically reduced by properly employing an 
ammoriitim-sulfide pretreatment just prior to Ail-gate metallization. The 
technique was applied to MESFET-accessed DRAM cells using the 
procedure outlined in Section 3.2.4 [8,9,15]. Figure 4.16 illustrates the 
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Figure 4.16 Comparison o f write one recovery transients between  
conventional gate and (NH ^S-treated gate MESFET DRAM  
cells. The cell layout of Figure 4.14 is used as the basis of 
comparison, and the operating voltages are as described in 
Figure 4.15. The conventional gate curve is the transient 
presented in Figure 4.15 on a different time scale.
4.14. Following the writing of a logic one to the cell, the untreated cell 
decays to the 1/e point in 21 msec while the (NH4)2S-treated DRAM cell 
has a storage time of one second. A similar improvement was obtained in 
the ring-gate geometry of Figure 3.6a, as storage time jumped from 2.4 
msec to 137 msec. This dramatic increase in storage time due to decreased 
MESFET Schottky gate leakage appears to be permanent, as the devices 
have riot degraded over the period o f one year’s storage in ordinary room 
' air. ;
4.3 Cell Storage Time Scaling Issues
In Chapter 2 die storage times o f PNP capacitors varied with lateral 
device geometry due to the fact that the leakage current didn't scale on a 
one-to-one basis with the charge stored in the device. The presence of 
significant perimeter-scaled leakage results in significant storage time 
degradation as PNP capacitors are shrunk to useful sizes. The same 
problem exists in shrinking the GaAs DRAM cells to practical sizes, but the 
situation is more complicated due to the presence o f additional leakage 
sources. An assessment o f DRAM cell scaling behavior requires proper 
consideration o f all leakages present in the cell relative to the charge in the 
storage node. Although more exact measurements and calculations are 
warranted (Section 6.1.4), the general DRAM cell Tfc scaling behavior can 
be understood through a variation of the storage time approximation of 
Section 2.3.4.
Consider the FET-acceSsed DRAM cell designs demonstrated in 
Sections A X  and 4.2. The charge stored in the P+N P ' capacitor 
iihmediately after the writing of a logic One (Vhigh) is given by:
Qft=O4) = MNoAW(Vlligh) - W(Viow)J (4.1)
This formula is analogous to Chapter 2 diode capacitor charge expressions, 
except that the zero-bias depletion width has been replaced with W(Viovv) to 
reflect the possible use of positively shifted logic levels (Section 3.5.2). If
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leakages 3 and 4 in Figure 4.6 were always insignificant compared to 
leakages I and 2, complete DRAM cells would show the same storage time 
behavior as comparable isolated storage capacitors. As Figure 4.8 shows, 
this is nearly the case for the JFET-accessed cell of Section 4.1. The 
capacitor storage time is estimated by:
^SCap
Qft=oj(i ____ Qtt= Q ji - £)
IRTop(Vhigh) +  IRBot(Vhigh) leap (4.2)
wherfe leap is the sum of the top and bottom capacitor diode junction 
leakages Irtop and lRBot seen at storage node bias Vhigh-
If the transistor leakages are dominant, as is the case with the 
conventional-gate MESFET DRAM's of Section 4.2, the cell storage time 
can be estimated to first order by applying the access transistor 
subthreshold current characteristics to a variation of (2.39):
^STran =
Qft=Ot I ( I - I )
Id(Vg = VwL(off), Vds = Vhigh - Viow)
O M l j l - j r )
1Tran (4.3)
This formula is valid only when the drain current minimum measured on a 
given FET accurately reflects the current seen by the storage node of a 
corresponding DRAM cell. For example, (4.3) does not apply between a 
directly-connected JFET DRAM cell (Figure 4.1) and the measured drain 
characteristics of Figure 3.11, because the measuredTdmui in Figure 3.11 is 
determined by alloy contact spiking that is not present in the directly- 
connected DRAM cell.
Combining the above results one can estimate the DRAM cell storage 
time Tsceii as:
Qft=O+I i  - 1 1
TfSCell =  — ------  \  g
leap + lTran (4.4)
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To first order, (4.4) suggests that transistor leakage measurements and 
storage capacitor measurements can be com bined to obtain an 
approximation for the storage time of a complete DRAM cell:
TsCeU ^Cap TSTran (4 .5 )
where Tseap is the measured storage time o f an analogous isolated capacitor 
structure and Tsxrans is calculated from (4.2) using access transistor leakage
data.
Table 4.1 compares measuredDRAM cell storage times with storage 
times crudely extrapolated from measured isolated capacitor and FET 
Characteristics. The ring-gate FET/DRAM devices (Figure 3.6a) described 
in Sections 4.1 and 4.2 are presented. Although the capacitor layout is 
essentially the same, the disparity in initial cell charge Q(t=0+) is due to the 
difference in doping profiles and logic high voltages used in the respective 
measurements (JFET Vhigh -  0.5 V while MESFET Vhigh = 1.25 V). Iiran 
at VwL(Off) is estimated from the measured subthreshold characteristics of 
Figures 3.12 and 3.14, and (4.3) is used to calculate a Corresporiding TsTran- 
Isolated storage capacitors of the correct size were measured, and Tscap is 
combined widi TsTran through (4.5) to produce a crude estimate for Tsceii- 
It should be empHasized that Table 4.1 represents only a thumbnail 
comparison, because several voltage-dependent factors are ignored or 
estimatedin the procedure outlined above.
Table 4.1 Comparison o f roughly estimated and measured DRAM cell 
storage times. This table represents an imprecise comparison 
due to the fact that several factors are estimated (see text).








MESFET IlO pC 20 nA 3.5 ms 1.4 s 3.5 ms 2.4 ms
JFET 45 pC 17 pA 1.7 s 2.4 s I S 2.3 s
The storage time scaling behavior of capacitors was documented in 
Chapter 2, while access transistor leakages were addressed in Chapter 3. 
Knowing the scaling behavoir of all cell leakage components, the storage 
time scaling behavior of small-geometry DRAM cells can be extrapolated 
using (4.1) through (4.5). For this discussion, the generalized DRAM cell 
geometry of Figure 4.17 is assumed. A square diode-junction storage 
capacitor is directly connected to an N-channel access FET with Leap = 
Wcap, and the entire structure rests on a lightly-doped substrate. Because 
the FET drain-to-substrate diode is the same as the storage node-to- 
substfate diode, Iosub of the FET is considered to be part o f the underlying 
junction capacitor leakage. The cell charge in (4.1) scales with top 
capacitor junction area Acap, and can be re-expressed as :
Qft=O+) = PCap Acap (4.6)
where pcap is the charge density corresponding to the logic levels and 
capacitor doping profile chosen. In a square capacitor layout o f Figure 
4.17 with Leap = Wcap the charge in (4.6) becomes:
Qft=O ) = PCap Wcap (4.7)
The leakage from the capacitor can be written as the sum of the top and 
bottom junction leakages:
leap — ITopCap +  IBotCap (4 .8 )
As discussed in Chapter 2, the capacitor diode leakages can be expressed as:
ITopCap — ^ATopCap A-TopCap+  JpTopCap PTopCap ( 4 .9 )
IBotCap — J ABotCap AgotCap +  JpBotCap PBotCap (4 .1 0 )
. : : ’ ' ■ ' ;
where JATopCap and JABotCap are the area-scaled leakage current densities 
(A /cm 2), JpxopCap and JpTopCap are the perimeter-scaled leakage current
P+ or Metal
Figure 4.17 Generalized GaAs DRAM cell structure. For the storage time 
sealing model developed in the text, W cap = Leap and Wcate = 
KocWcap- The model is fully applicable to any gate/capacitoir 





densities (A/cm), and A-ropCap, ABotCap, PxopCap, and PBotGaP are the areas 
and perimeters o f the top and bottom storage capacitor diode junctions. 
The lateral geometries of top and bottom capacitor junctions in Figure 4.17 
are almost the same, so ATopCap = ABotcap = A cap and PTopCap = PBotCap = 
Pcap. This allows the capacitor current densities in (4.9) and (4.10) to be 
lumped together:
leap = JaC^ ) Acap + JpCapPcap (4-11)■ : ; ' ; • V:.;- - i,' •. ■ • ' . . : .
where
JACap = JATopCap +  JABotCap (4.12)
JpCap = JpTopCap + JpBotCap (4-13)
'' ‘ v ' f ■
In a square capacitor layout of Figure 4.17:
Pcap _  4 Wcap _  4 P -  _  4 A -
~\ 'itT ^  r C a p -w  AGapAcap Wcap ^Cap Wcap






Acap -  JACapWcap +  4  JpCapWcap
(4 .1 5 )
In a properly designed access transistor, I d s  is shut-off at Y g s  =  
VwL(off) leaving Idg as die chief transistor leakage (Chapter 3). The scaling 
behavior of Idg  was not directly measured in Chapter 3 due to interference 
from other transistor leakage sources, but the leakage FET gate diode 
under reverse bias scales similar to the diodes of Chapter 2. Depending 
upon the relative importance o f bulk- and perimeter-scaled leakage 
mechanisms, the FET gate diode leakage will scale with some combination 
of gate area (Aoate) and gate perimeter (PGate)'
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IrTran — JAGale ^Gate JpGate PGate (4.16)
In terms of the Figure 4.17 gate dimensions Woate and Lcate> (4.16) can be 
re-written as:
ITran = JAGateLGateWoate + JpGate(2LGate + 2Woate) (4.17)
Considering the need for high-speed access transistor operation, the aspect 
ratio WGate/LGate would in all likelihood be large enough that (4.17) 
approximates to:
Itran = JAGateLGateWoate + 2JpGateWoate (4.18)
Considerihg the DRAM cell o f Figure 4.17, the perimeter leakage on the 
bitline side of the gate shouldn't discharge the storage node. Therefore the 
factor o f 2 from the perimeter term Of (4.18) can be dropped resulting in:
Itnm =  [JAGateLGate + JpGate]Woate (4.19)
Reasonable approximations for the area and perimeter leakage components 
o f the gate diode can be obtained from diode or PNP capacitor 
measurements (Chapter 2).
When viewed in a loose empirical sense, (4.19) can be used to model 
more than just FET gate-to-drain diode leakage. If source-to-drain 
subthreshold leakage is significant for a specified submicron gate length, 
the increased Ips leakage can be incorporated into (4.19) by increasing 
JpGate accordingly. However the m odified JpGate would no longer 
correspond to the perimeter current density Obtained from straightforward 
I-V measurements taken on corresponding diode structures.




[jACapWcap +  4Jpcap]Wcap +  [jAGateLoate +  JpGate] Woate (4 .2 0 )
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The ratio o f Wcate to Wcap can be defined as:
K cG  = WGate
Wcap (4.21)
In a sensible DRAM cell design, Kcg should lie between 0.5 and I (Section 
4.4). Using (4.21) to replace Woate in (4.20):
xsccii =
PCapWCap( l  - I
JACapWcap +  4Jpcap + JAGateLGateKcG + JpGateKcG (4.22)
Inthe special case of Kcg = 1  (i.e., WGate = Wcap):
'tSCcll =
PCapWca^l - ^
JACapWcap +  4JpCap +  JAGateI-Gate +  JpGate (4.23)
As in Section 2.3.2, the limiting cases of (4.22) and (4.23) can provide 
insight into storage time scaling behavior. Not surprisingly, the largest 
DRAM cells will show the longest storage times, and the upper limit on Ts 
as Wcap approaches infinity is determined by the bulk capacitor leakage:
pCapfl ■
'tSCell(max) = — = Tscap 
JACap (4.24)
As Weap shrinks, the last three terms o f the denominator of (4.23) and 
(4.24) will grow increasingly important to hurt DRAM cell storage time as 
cell sizes shrink. If Loate and Kcg are fixed as all other device dimensions 
are shrunk proportionally, maintaining Wcap = Leap -  Woate/KcG, the last 
three denominator terms of (4.22) and (4.23) do not change. Under these 
circumstances Tsceii in (4.22) and (4.23) will at worst shrink one-to-one 
with shrinking W cap.
In a complete DRAM, the charge that an individual cell must hold is 
determined by the organization and operational circuit requirements of
, r ;
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each chip. However, the storage of I million electrons generally represents 
a reasonable benchmark. W i^  a 0 V to 0.5 V logic swing, a 10 x 10 pm2 
MESFET DRAM capacitor (profile in Figure 4.9) stores 1.25 million 
electrons. Thus given the device cfoss-section o f Figure 4.9* the 10 x 10 
pm 2 capacitor appears to represent a practically-sized MESFET DRAM  
cen. '
Unfortunately, the smallest complete DRAM cell that was directly 
measured in the course o f this work was about 10 times larger. The layout 
of the cell is pictured in Figure 4.18. Figure 4.19 shows the write pulse 
train taken from an LGate = I pm (NRU^S-treated gate MESFET version of 
this DRAM cell, while Figure 4.20 shows the complete recovery transient 
of the cell following the writing o f a logic one. The 1/e storage time of 
this device is 620 msec at room temperature.
Given the above experimental result, it is reasonable to conclude that 
a 620 msec storage time is attainable in a W cap = Leap = W cate HO pm, 
LGate = I pm version of the cell layout of Figure 4.17. By shrinking the 
Wcap = Leap = Woate dimensions of such a cell to 10 pm while Maintaihing 
Lcate = I pm, a possible layout for a practical DRAM cell that might be 
used in a large memory array can be obtained. Under the storage time 
scaling behavior approximated in (4.23), the resulting (NH ^S-treated gate 
MESFET DRAM cell should have a 1/e storage time no worse than 56 
mseh. , / 7 ' 7 ;:;7 :'
A 1.75 second storage time was obtained on a JFET-aceessed layout 
similar to Figure 4.18. Arguments parallel to those outlined above suggest 
that a Wcap = Leap = Woate = 10 pm, LGate -  2 pm JFET DRAM cell like 
FiguM 4.17 should have a room^temperature storage time in excess o f 150 
msec.
4.4 GaAs DRAM Cell Design
Since the operating characteristics o f the individual memory cells 
seriously impact the overall performance of a DRAM chip, selection of the 
Optimtim physical cell configuration is crucial. There are Many issues 
which must be considered when designing a DRAM cell, and many o f these
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Figure 4.18 Layout o f an experimental FET-accessed GaAs DRAM cell. 
Gate lengths of 2 pm and I pm were tested (see text).
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Figure 4.19 Write pulse train taken from an (N F L ^ S -treated gate 
MESFET DRAM cell with Loate = I |Am. The cell layout is 
given in Figure 4.18, and the capacitance signal shown is 
averaged.
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Figure 4.20 Full write one capacitance recovery for the (N H ^S-treated  
gate MESFET DRAM cell with Loate = I Fm - The 1/e 
recovery time is 620 msec. The operating voltages and 
waveforms used to write the one are shown in Figure 4.19, 
and the cell layout is shown in Figure 4.18.
have been addressed to a large degree in preceding sections o f this work. 
However, there are several important considerations which have not yet 
been covered due to the fact that they are specific to certain capacitor- 
transistor cell combinations. The purpose of this section is to present and 
evaluate various design trade-offs associated with complete JFET- and 
MESFET-accessed DRAM cell configurations. Based on the results of this 
discussion, some cell designs that are compatible with ion-implanted LSI 
GaAs FET technologies are proposed and evaluated.
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4.4.1 Miscellaneous Cell Design Considerations
A high speed RAM chip must consist of high-speed RAM cells. 
Since DRAM cell read/write operations are based on the movement of 
charge between the capacitor and the bitline, the fastest cell is one that 
moves the charge in the shortest time. The most obvious DRAM cell speed 
consideration is that the tumed-on access transistor carry as much current 
as possible during read/write operations. Transistor currents and speeds 
have steadily increased with decreasing gate lengths, so an access transistor 
with a state-of-the-art sub-micron Lcate is naturally desired for use in a 
high-speed GaAs DRAM. Section 3.3 indicates that subthreshold source-to- 
drain conduction can be quenched for gate lengths down to a half-micron, 
so short-channel I d s  leakage should not be a factor in DRAM cell storage 
time until Loate < 0.5 pm devices are considered (provided there is proper 
optimization o f  the device channel profile and operating voltages). When 
transistor leakages do govern cell storage times, one can cut K g c  (Figure 
4.17 and Relation (4.21)) to gain some storage time. However, this will 
also cut the current carrying capability o f the access transistor to adversely 
impact cell speed.
To increase FET speed, parasitic capacitances and resistances should 
be minimized. Parasitic source and drain resistances are minimized in self- 
aligned structures (like the MESFET structure o f Figure 4.9). FET 
channel-to-substrate capacitances are minimized by insulating material 
under the channel. In the directly-connected DRAM cell designs o f Figures
4.1 and 4,9, the large generation volume in the lightly-doped region
beneath the storage node harms cell storage time. In addition, the large 
depletion increases the likelihood o f soft errors occurring from alpha- 
particle induced charge [58].
In addition to the current-carrying capability of the access FET, the 
storage capacitor geometry also impacts the rate at which charge flows 
within the cell. A difficulty with the JFET cell design of Figure 4.1 is that 
the doping and thickness of the N layer in the capacitor must be the same as 
in the transistor channel. Ideally, the doping and thickness o f the 
capacitor's N layer would be much greater than in the transistor channel so 
that the storage node would not be close to depletion at any logic level. 
Otherwise, the lateral flow of carriers through the capacitor to the access 
FET may become restricted and slow the cell's operation as depicted in 
Figure 4.21.
The above problem is effectively avoided in the MESFET cell of 
Figure 4.9 because the capacitor N-Iayer doping-thickness product was 
chosen large. Even in these devices, a sensible lateral capacitor geometry 
is advisable if  charge is to move rapidly through all lateral portions in the 
capacitor (i.e,, W cap/Lcap ~ I in Figure 4.17). Computer simulations 
suggest that lateral carrier flow  within a properly-doped capacitor is 
sufficient for near- and sub-nanosecond access to the bitline for Leap ^ 10 
pm [132].
4.4.2 DRAM Cell Configurations
Perhaps the most popular processes used in the GaAs digital IC 
industry is the Self-Aligned Gate (SAG) ion-implanted MESFET process 
[33-36, 39-41]. With the addition o f one extra masking step and possible 
adjustment o f transistor implants and threshold voltages (if  circuit 
considerations warranted them), a standard industrial SAG process could 
produce the DRAM cell of Figure 4.22 [33-36]. The cell storage element is 
a Schottky junction storage capacitor, which is defined separate from the 
gate in the final masking step. Unfortunately given the large conventional- 
gate MESFET leakages that have been documented in this work, any SAG 
MESFET cell design would most likely suffer from short storage times due
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Figure 4.21 Constriction o f carriers flowing out o f the capacitor during 
the course of a write one cycle. This phenomenon adversely 
affects the write speed of the epitaxial JFET-accessed DRAM  
cell configuration o f Figure 4.1.
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to Schottky diode leakages. Although the ammonium sulfide treatment of 
Section 4.2.2 could be employed to produce a low-leakage Schottky 
capacitor, it is probably not applicable to the gate in a SAG MESFET due 
to the fact that N+ source/drains are implanted and annealed at high 
temperatures following gate definition.
Although the advantages of SAG FET's are lost, a non-self-aligned 
process couid produce DRAM cells with considerably longer storage times. 
The DRAM cell of Figure 4.23 could be implemented using a standard ion- 
implanted JFET process [47,51,109]. The deep P implant confines the 
capacitor junction depletion region so that storage time and alpha-particle 
noise immunity might be increased. With (N H ^S-treated Schottky gate 
and capacitor junctions, a non-self-aligned version of the MESFET DRAM  
cell o f Figure 4.22 could produce much longer storage times than the its 
SAG counterpart.
To this point, only directly-connected cells have been considered, but 
non-directly connected cells are feasible in processes where the addition of 
a drain ohmic contact doesn't increase the drain-to-substrate leakage 
(Section 3.2.5.1). This would enable the use of pure dielectric capacitors 
as DRAM cell storage elements (Figure 2.2a), which in turn would lead to 
a vast array of FET-capacitor cell combinations. Provided processing and 
material difficulties could be worked out, variations of 3-D structures 
being developed for silicon DRAM's might also be applied to GaAs FET- 
accessed DRAM's (Figure 2.2b, for example).
I v
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W o rd L in e  G a p a c ito r P Ia te C o n n e c tio n
t
Bit Line
' I Gate I I Schottky Metal
Figure 4,22 A SAG MESFET accessed DRAM cell. With the addition of 
one masking step, this cell could be produced with commonly- 
employed GaAs IC processes described in References [33-36] 
and{39-41], "
W ord L ine C ap acitor  P la te  C orinection
Bit Line
D e e p  P Implant
Figure 4.23 An ion-implanted JFET-accessed DRAM cell. This cell could 
be realized by a variation of the ion implanted GaAs JFET 
process that has produced a 16K SRAM and a 32-bit RISC 
microprocessor [47,51,109].
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CHAPTER 5 - DEMONSTRATION OF A 2 X 2 DCAM ARRAY
5.0 Introduction
Although isolated FET-accessed cells were presented in Chapter 4, a 
small array o f cells is needed to conclusively demonstrate that GaAs 
DRAM cells can be individually addressed for reading and writing. To 
satisfy this requirement, the development of a 2 x 2 bit experimental 
memory array was undertaken. Instead o f an ordinary RAM array 
however, a content addressable memory (CAM) was built instead.
As outlined in Figure 5.1, a content addressable memory is a RAM  
array whose data contents can be rapidly searched in parallel. Data can be 
written to or read from the array just like an ordinary RAM. What 
distinguishes the CAM from the RAM is the comparison read operation, 
whereby a keyword is input on the bitlines (columns). If the word stored 
along a given row matches the keyword input, a word matchline is 
activated (matchline 2 in Figure 5.1) to denote the row address of the data 
being sought. This allows a huge time savings over serial searching 
techniques when trying to locate data items hidden in large unsorted lists.
In addition to RAM capabilities (read/write/store), each CAM cell 
must be able to compare its current contents with data that is placed on the 
bitlines to generate the proper matchline output. The matchlines of a given 
word (row) are tied together in a wired AND configuration, so that all bits 
in a row must correspond for a word match to occur. In some cases it is 
advantageous to search for only a few bits in a given word, and this is done 
by putting a "don't care" state as the keyword in columns that are o f no 
interest (keyword bit 0 of Figure 5.1). In these cases a CAM cell must 
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Figure 5.1 Logical function o f  a content addressable memory (CAM) 
array. A ll  the stored words in memory are compared 
simultaneously to the keyword input on the bitlines. The high 
niatchline in row 2 denotes the location o f the matching data. 
In this example only the contents o f bits 1-3 matter because bit 
0 o f the keyword input is a "d" -  "don't care".
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5.1 The Common N-Channel JFET DCAM Cell
Tb incorporate one-transistor dynamic RAM technology into a GaAs 
CAM, the dynamic content addressable memory (DCAM) cell o f Figure
5.2 was developed. The cell consists of two I -transistor DRAM cells (to 
store the information and its complement) and a four-transistor XNOR gate 
for comparing the cell contents to keyword data on the bitlines. The 
DRAM part o f the cell is based on the previously proven epitaxial JFET 
cell of Section 4 .1 ,  and was chosen for its reliable simplicity. The process 
is outlined pictorially in Figure 5.3 and described in detail in the runsheet 
of Appendix 2. The first five process steps define the JFET's and storage 
capacitors, while the last two are used for top metal interconnect. The 
process choice meant all the transistors in the CAM cell were N-channel 
depletion mode JFET's with V to = - 1 . 0  V .
The read/write/store operation of the DRAM part o f the cell is the 
same as in Section 4.1, and as such, similar DRAM operating voltages (Viow 
=  0 V , Vwgh ~ I V , VwL(off) =  -1*5 V , and VwL(on) = 0.5 V ) were chosen. 
rHie content matching function can be understood through Figure 5.2 and 
Table 5.1. Table 5.1 gives the electrical state of the cell for the cases of  
interest whereby: I) the bitline input matches the stored contents generating 
a match output (VMatchiine ~ 2 V ), 2) the bitline input is the opposite of the 
stored contents generating a no-match output (VMatchiine 53 I V ), and 3) the 
bitline input is a logical "don't care" generating a match output regardless 
of the stored contents.
Because the DRAM storage nodes are connected to the P+ gates of 
XNOR JFET’s T l and T4, the XNOR's must use positively shifted logic 
levels to prevent discharge o f V n l  or V n r  = Vhigh ~  I V stored in the 
DRAM through a forward bias on the XNOR JFET's gate-to-channel PN 
junction (Figure 5.2). Although this results in a body effect threshold 
voltage shift away from V to = -1.0 V for the XNOR transistors, the change 
in FET characteristics is in sufficiently small and in the proper direction 
(V t CVsb  = 1.0) = -0.87 V) that it has little effect on circuit operation.
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1-T DRAM Cells




Figure 5.2 JFETGaAs dynamic CAM cell. The data contents are stored in 
two 1-transistor JFET-accessed GaAs DRAM  cells, and 
comparison operations are performed with the XNOR logic 
(see text and Table 5.1). All the transistors are depletion-mode 
epitaxial JFET's with V t o  =  I O V.
225
I SI Substrate
Step I: Grow Film on Semi-Insulating Substrate.
.... M  jfl
Y Z Z Z Z Z t ........ ,, ,,Q 1H____ 2ZZ2722Z
I SI Substrate
Step 2: Deposit and Pattern Ti/Au P+ Contacts.
, 'SI Substrate
Step 3: Mesa Etch.
M ■- ■ ■ H □ ................ i
_____ n  n 77777777+CL p+ P+









, N I I BIN ,,,,....... f . . . I... .* . sftsfcy.:....... "" 'Ni''
Step 4: SuifaceExposureEtch.
Figure 5.3 Epitaxial JFET DCAM array process sequence.
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Step 5: Ohmic Contact Deposition and Alloy.
StorageNodeContact vaaie
Step 7: Interconnect Metal Deposition.
Figure 5.3, continued
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Table 5.1 Electrical truth table demonstrating the operation o f the DGAM  
cell comparison logic circuitry. The voltages given are 
approximations.
Contents Keyword XNOR Transistors Match
V nl V Nr V Bit VBitbar VMatchline
(V ) (V ) (V ) (V) T l T2 T3 T4 (V )
O I O I OFF ON OFF ON 2
O I I O OFF OFF ON ON I
O I O O OFF OFF OFF ON 2
O O I ON ON OFF OFF I
f i , - O I O ON OFF ON OFF 2
i ; O O O ON OFF OFF OFF 2
5.2 Array I/O Circuitry
Because the process did not allow for enhancement-mode devices to 
p$e as FET logic drivers, the peripheral circuitry necessary to support a 
self-contained RAM chip could not be implemented without the use of 
level-shifting stages and an addtional power supply [42]. Instead these 
functions were implemented off-chip in the array testing circuitry. 
Nevertheless, some I/O circuitry had to be incorporated on-chip if  full 
array functionality was to be demonstrated. The control signals required 
to address, read, write, and match-read each cell in the 2 x 2 array are 
outlined in this section.
Figure 5.4 shows a simplified schematic that includes the circuitry 
necessary to drive the array. For clarity the complementary bitlines are 
not shown because they are driven in the same manner as the bitlines BI 
and B2. This allows the representation of the DCAM cells to be simplified 
to a I-T DRAM cell plus an XNOR gate. The chip boundary is denoted on 
the figure by the large fuzzy square, which distinguishes on- and off-chip 
electronic components. The wordlines (W1 and W2) are purely for input

so they can be connected directly to a test pattern generator. The match 
lines (M l and M2) are driven by the CAM cell XOR gates, so their outputs 
can be completed with external pull-up resistors to a power supply.
The bitlines are more com plicated because they must be 
multifunctional. Pass transistors, which can be gated with the same on and 
pff voltages as the DRAM wordlines, are used to connect and isolate the 
bitlines to inputs and outputs at the proper time. During a write or match- 
read, operation, the bitlines are externally driven by the pattern generator 
(connected to inputs BI IN and B2 IN) through pass transistors controlled 
by INP CNT. Read operations require precharge and sense cycles. The 
precharge cycle consists of all bitlines being taken to a predetermined 
voltage, and this is accomplished by connecting all the bitlines to the 
voltage input at PCG VTG by turning on pass transistors with a PCG CNT 
signal. The bitlines are then isolated to a floating condition by turning off 
the PCG CNT pass transistors. The selected wordline (W1 or W2) is 
turned on to connect die bitline to the storage capacitor, and the bitline 
voltage will change as it charge shares with the addressed storage capacitor.
Charge sharing requirements dictate the voltage on the bitlines must 
be measured using a low-capacitance on-chip detection scheme. Through 
some pass transistors (controlled by OUT CNT), the bitlines are connected 
to the gates o f output transistors. With the output transistors properly 
biased to external resistors and power supplies, the change in gate (bidine) 
voltage w ill cause the outputs B I OUT and B2 OUT to register 
corresponding voltage changes. Proper biasing of the output circuit 
includes keeping the P+ gates of the output FET's negative with respect to 
the N-channel so that bitline charge isn't leaked through a forward-biased 
P +N gate-to-channel junction. Thus the logic levels o f the output 
transistors are shifted positive similar to the matchline voltages. The 
buffered outputs are not subject to charge sharing, so their voltages can be 
measured directly with an oscilloscope probe.
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5.3 Layout and Fabrication
Figure 5.5 depicts the layout of a single DCAM cell. The capacitors 
were made large to insure the presence o f a large bitline signal during 
reading. TTie wordline and the matchline run horizontally parallel to each 
other through the middle o f the cell On first level (gate) metal, while the 
bitlines and voltage supplies run vertically on the top level interconnect. 
The XNOR Yss line along the left and right cell borders are shared with 
adjacent CAM cells in the array. For the voltage stored on the capacitor to 
gate the XNOR (Figure 5.2), an alloy contact to the storage node is needed 
(Figures 5.3 and 5.5). This contact is kept as small as possible to reduce 
any storage time degradation that the contact might cause (Section 3.2.5.1).
TTie mask set was divided into four different chips. The firstthree 
chips contained different-sized versions o f the 2 x 2 DCAM array. The
smaller tolerance arrays were made from scaled (half-sized and quarter­
sized) copies o f  the largest tolerance array. The layout o f the largest 
tolerance 2 x 2 array is shorn  in Figure 5.6, and the design rules used are 
evident in Figure 5.5. The array required 19 wire bond pads, which were 
100 x 100 pm2 with 50 pm spacing. The fourth chip, as well as leftover 
spade on the first three chips, contained a wide variety o f test structures. 
These test structures included various sizes and geometries o f isolated 
storage capacitors, MESFET- and JFET-accessed DRAM delist DCAM  
cells, arid process testers. The devices were fabricated on approximately I - 
inch square wafers using the process mnsheet o f Appendix 2.
5.4 Electrical Characterization
The functional characterization of the DCAM was divided into two 
majOf parts. Prior to attempting operation of the entire array, individual 
D dA M  cells and related chip test structures were characterized (Section 
5.4.1). Measurements describing the complete 2  x 2 DCAM array 
functionality are described in Section 5.4,2. AU measurements reported in 
this section were Conducted at room temperature.
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Figure 5.6 Full-size 2 x 2 DGAM array test chip
5.4.1 DCAM Cell Characterization
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Initial characterization was carried out on a dark box probe station 
prior to wafer die breakup. The proper operation of an individual DCAM 
cell is demonstrated by the waveforms recorded in Figure 5.7. The cell is 
initially in a storage state with the DRAM access transistors off (VwL(ofO = "
1.3 V). A logic zero is written to the cell by taking the bit to Viow = OV  
(logic 0) and its complement to Vhigh = 1 .0  V (logic I) with the wordline 
on (VwL(on) = +0.4 V). The data is kept on the bitlines for one clock .cycle 
longer than the wordline is on to insure that timing skew errors between 
the falling edges of the bit- and wordlines don't corrupt the data written to 
the cell. Following an idle storage state cycle, the contents o f the cell are 
compared to data placed on the bitlines. The comparison o f the 0 stored in 
the cell to the 0 placed on the bitlines causes no change in the matchline 
voltage, while the comparison of the stored 0 to a I input on the bitlines 
pulls the matchline low. The don't care compare always generates a match, 
so the matchline stays high when both bitlines are low. In a similar manner 
the same comparisons are repeated following the writing of a logic I to the 
cell, and the matchline responds appropriately.
Both the full-sized and half-sized CAM cells worked, but the 
quarter-sized array failed due to non-openings in the smallest polyimide 
vias. The range o f clock-speeds that were demonstrated was limited. 
Although normally the testing apparatus easily handles submicrosecond 
clock speeds, the non-standard operating voltages required to operate the 
DCAM limited the test setup speed to a fastest clock period o f 10 psec. 
The alloy contact to the storage node (Figures 5.2 and 5.5) damaged cell 
storage time to the point where the array no longer functioned for system
- 'i ■
clock periods greater than 5 msec. The blame for apparent short Ts was 
placed on the alloy contact, since individual DRAM cells with no storage 




Figure 5.7 Waveforms demonstrating the proper operation o f a single 
GaAs DCAM cell. The system clock period (i.e., the width of 
the narrowest pulse) is I msec.
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5.4.2 Functional Demonstration of the 2 x 2 DCAM Array
Follow ing diamond-scribe assisted breakup o f the wafer, an 
individual die containing a full-sized 2 x 2  DCAM array was mounted into 
a 24-pin DIP package and wire bonded for testing. Functional testing of 
the array was carried out using a Tektronix 9100 Digital Analysis System 
(DAS), a Test Systems Strategies LFS-2 test stand, and a Tektronix 11401 
Digitizing Oscilloscope. The DAS provided the programmable control 
signals necessary to drive the array, while the test stand provided a custom 
interface between the DAS and the 24-pin DIP socket. The digitizing 
oscilloscope recorded input and output waveforms. Control signals were 
routed from the DAS through the test stand to the 24-pin DIP socket using 
a wire-wrapped configuration board. The wiring custom-built for testing 
the DCAM array provided slots for measuring and supplying voltages, and 
included adjustable output pull-up resistors. The control signal pattern 
(i.e., l's and 0's) is set by programming the DAS, but the operating 
voltages seen by the chip are set by external DC supplies which power 
various output busses on the test stand.
The functional characterization of the DCAM array was divided into 
two parts. The first concern was to verify the proper operation of the 
GaAs DRAM array by writing, storing, and reading-back various test 
patterns. This is demonstrated by the measured waveforms of Figures 5.8 
and 5.9. In order to understand these waveforms, it is useful to recognize 
that the 2 x 2 DCAM array is now being operated as a 4 x 4 DRAM array, 
with both input and output accomplished via the bitlines. Figure 5.8 is a 
blown-up portion of Figure 5.9 that details the write-store-read test on the 
4-bit input combination of all 0’s. The captions along the top o f the Figure
4.8 timing diagram annotate each step in the sequence. The control signals 
PCG CNT, IN CNT, and OUT CNT were used as described in Section 5.2. 
The test sequence starts by writing all 4 bits of memory, a 0 0 for the two 
bits in row W l followed by another 0 0 for the two bits in row W2. 
Usually the precharge voltage is halfway between DRAM Vhigh and Viows 
but to save on the number o f power supplies needed for testing it was set to 
Vhigh- The successful read-back of the stored data can be witnessed by the 
response o f the bitline OUT signals when the appropriate wordline goes
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Figure 5.8 Waveforms demonstrating the successful write ahd' read of a 
4-bit pattern o f all zeros. Clock period = lOOpsec. *
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Figure 5.9 ■ Waveforms demonstrating successful write and read operation
of DCAM array for 5 input combinations. Clock = 100 psec.
high. This test sequence is repeated for various 4-bit test patterns in Figure
5.9, and the array successfully passed all DRAM read/write test patterns. 
The unsharprteSs of the rising and falling edges of the waveforms is due to 
shortfalls in the testing setup, and does not reflect speed limitations in the
.array..''-..
V-:With proper data storage demonstrated, waveforms verifying; the 
match read capability of the DCAM array are shown in Figure 5.10. In a 
two-bit word where each digit could be a 0, I, or d = "don’t care", there 
are nine possible combinations that could be input as the keyword on the 
bitlines. These are shown in columns BI and B2 in the truth tables across 
the top, and form a basis for performing 9 comparison read tests for each 
4-bit data pattern that's stored in the array. The test sequence of Figure 
5.10 consists of writing a 4-bit pattern into the array (shown along the 
figure bottom), and then performing all 9 possible comparison read 
operations against the stored data. The truth tables across the figure top 
show the correct matchline outputs M l & M2 for each key word input When 
compared against the six different stored data combinations shown along 
the figure bottom. An inspection of the matchline and bitline waveforms 
reveals that the DCAM array functions correctly for all 54 combinations 
tested in Figure 5.10.
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Keyword Input (BI & B2) and Match Line Output (M1 & M2)
8 2 BI M1 M2
0 0 H H
0 1 L L
1 0 L L
1 1 L L
d 0 H H
d 1 L L
0 d H H
1 d L L
d H H
j
0 0 L L
0 1 L L
1 0 L L
1 1 H H
d 0 L L
d 1 H H
0 d L L
1 d H H
d d H H
0 0 L H
0 I L L
1 0 L L
1 1 H L
d 0 L H
d 1 H L
0 d L H
1 d H L
d d H H
0 0 L L
0 1 L H
1 0 H L
1 1 L L
d 0 H L
d 1 L H
Q d L H
1 d H L
d d H H
B2 BI M1 M2
0 0 L H'
0 1 H L
1 0 L L
I 1 L L
d 0 L H
d 1 .H L
0 d H H
1 d L L
d d H H
B 2 B I
W1 0 0
W 2[ 0 0
StoredM em oryC ontents
Figure 5.10 Waveforms verifying s u c c e s s f u l  c o n t e n t  a d d r e s s a b l e  m e m o r y
operation. Clock = 100 psec.
CHAPTER 6 - RECOMMENDATIONS FOR FURTHER RESEARCH
AND CONCLUSION
6.0 Recommendations For Further Research
Though many important issues have been addressed throughout the 
course o f this research, some unanswered questions remain. Perhaps the 
most important questions pertain to the functional manufacturability and 
speed of large GaAs DRAM arrays; however, these issues probably lie 
beyond the realm of university research and should instead be investigated 
in a corporate production environment. There are nevertheless some 
device-level issues that could be researched at the university level, and 
these are outlined below.
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6.0.1 H ie Surface Exposure Effect
The experimental results on the surface-exposure effect o f Section
2.9 were at best preliminary. Aside from documenting the existence of the 
effect, the results did not give a clear indication of the physical mechanisms 
responsible for the reduced storage times iii surface-exposed devices. A 
more detailed theoretical and experimental study of this phenomenon is 
needed. The study should focus on the storage time as function of device 
geometry, with the explicit purpose of identifying the limiting mechanism 
as either surface generation, surface diffusion, a combination of the two, or 
an as yet unidentified third parasitic leakage mechanism. If surface 
generation is thought to play a significant r o l e ,  the AS2S3 glass treatment of 
Section 2.10 might passivate the surface-exposed areas to significantly 
increase device storage times.
6.0. 2 Sehottky Diode Storage Capacitors
Although the theoretical possibility of Schottky diode charge storage 
capacitors was introduced in Section 2.14 from data measured as part of 
another project, no experimental capacitor devices were fabricated or 
characterized. Anexperimental study of Schottky-N-P capacitors is needed 
to check the validity of the theoretical calculations presented. The storage 
time performance o f more heavily-doped capacitors with high charge 
storage densities must be documented. If sufficient charge storage is 
demonstrated, a completely metal-semiconductor FET accessed DRAM cell 
similar to Figure 4,22 could be constructed.
6.0. 3 Arsenic Sulfide Glass Treatment to Reduce Edge Generation
The results o f initial experiments on the AS2S3 glass to reduce 
surface generation are promising. Unfortunately Figure 2.45 represents 
the sum of data collected on the treatment in reverse bias; more data on a 
wider Variety o f P/A ratios is needed to assimilate the true reduction in 
surface generation current. An attempt to collect such data on PN junction 
diodes (c,f. Figure 2.28) failed due to the series resistance o f the AS2S3 
treatment. Any future studies should therefore be conducted on PNP 
capacitors, whose storage times are less susceptible to parasitic series 
surface resistances.
6.0. 4 Experimental Verification of Ultra Small DRAM Cells ^
To facilitate capacitive measurements, the experimental DRAM cells 
presented in this work were all much larger than would b e u se d  in an 
actual memory chip. Though scaling dependencies dictate that acceptable 
storage times can be obtained in realistically-sized DRAM cells/an  actual 
demonstration o f  a small cell could prove useful. Such measurements 
could be accomplished by having the bitline connection directly gate a
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nearby FET on the chip, similar to what was done for the bitline outputs in 
the DGAM array in Chapter 5.
6.0.5 Electrical Measurement of Cell Speed
Because the technology was developed for high-speed operation, it 
would be useful to experimentally demonstrate the read/write access speed 
of these cells. An effort was made toward that end in Chapter 4, but 
measurement equipment limitations prevented testing below 20 nS, Given 
careful use o f the proper equipment, it might be possible to actually 
measure the speed of the DRAM cell, which computer simulations suggest 
are in the range of a nanosecond or less.
6.1 Research Summary
One-transistor dynamic memories based on GaAs JFET and 
MESFET technologies have been investigated for use in high-speed 
applications. The performance of diode junction capacitors have been 
researched for use as charge-storage elements, and their performance 
appears satisfactory for use in room-temperature DRAM ’s. Charge 
densities in excess of 2 fC/pm2 at I V logic swing have been obtained, and 
this is comparable to charge densities obtained in planar silicon DRAM  
capacitors under 5 V logic swings [133]. 1/e storage times up to 30
minutes at rpom temperature have been observed in isolated PN junction 
storage capacitors. The perimeter-to-area dependance indicates that these 
capacitors could be scaled to minimum dimensions while maintaining 
adequate storage times for above room-temperature operation.
JFETs and MESFETs have been thoroughly evaluated for use as 
DRAM access transistors. Through careful device design, process 
optimization, and proper choice o f operating voltages, both transistors 
appear suitable for use down to gate lengths o f  0.5 fxm. Direct 
relationships between logic swing and access transistor threshold voltage
Have been derived, and various other DRAM  operating circuit 
considerations have been considered.
The first complete one-transistor dynamic RAM cells in GaAs have 
been fabricated and characterized. M E§FET-and JFET-accessed DRAM  
cells have shown full read/write capability as w ell as storage times 
sufficient for room-temperature operation. These non-optimized cells 
consume more than two orders o f magnitude less pow erthan the best 
commercial GaAs SRAM cells. A 2 x 2 bit content addressable memory 
array was built and successfully operated as a demonstration vehicle of the 
JFET-accessed DRAM ceh technology.
6.2 Conclusion ’
./'-/V'VThe' work outlined here and in Reference [1] has laid the 
groundwork for the development o f  a GaAs DRAM technology. Aside 
from the and single-cell research mentioned above, the
technology is at a stage where further development needs the extensive 
resources o f industry to start building reasonable-sized arrays. Until 
digital GaAs gains a more profitable share o f the high-speed computing 
market; however, most companies w ill hesitate to spend development 
money an unproven GaAs technology like the DRAM. The future of the 
GaAs E>RAM clearly rests on the ever-evolving role of high-speed GaAs in 
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Appendix I - Epitaxial MESFET DRAM Cell Runsheet
Steps 1-8 are performed by the MBE staff.
1. bbtain(100)Semi-InsulatingGaAsSubstrate.
2. Prepare and Load Wafer Wafer for Epitaxial Growth.
3 . MBE Grow I to 2 pm unintentionally doped GaAs.
4. MBE Grow 500A P (Beryllium) Doped GaAs (1.0 X IO17 cm'3).
5. MBE Grow 1500A N (Silicon) Doped GaAs (4.0 X IO17 cm'3).
6. MBE Grow 1000 A N + (Silicon) Doped GaAs ( 2.0 X IO18Zcm3).
7. MBE Grow 300 A unintentionally doped GaAs.
8. MBE Grow 700A P+ (Beryllium) Doped GaAs (1.0 X IO19 cm'3).
9. Apply Photoresist.
1. Pre-bake Wafer at 120° C for 10 to 15 minutes.
2. Allow wafer to cool for 5 minutes.
3. Spin Shipely AZ 1350 J-SF Resist for 30 seconds at 4400 RPM.
4. Bake at 90° C for 12 minutes. 10
10. Align and Expose Surface Exposure Mask.
1. Karl Suss Mask Aligner, High Precision Alignment Mode with 
contact pressure set t o -0.6 bar.
2. Exposure time: 6.5 seconds.
. I • ,
11. Develop Photoresist.
1. I AZ 351 Developer : 5 DL
2. Develop for approximately 30 seconds until clearfields visible.
3. Rinse in DI for 60 seconds, Blow Dry with N2.
4. Inspect pattern.
- • - ; ;
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12. Surface Exposure Etch. 7 'w
Prepare 3 H3PO4 : 1 H2O2 :100 H2O etchant solution.
2. Etch for 2 minutes 15 seconds to remove 1250A of GaAs.
(Etch rate of ~500A per minute.)
13. Strip. Photoresist.
1. Two 30-second rinses in ACE.
2. Thorough DI rinse, Blow dry with N2.
14. Inspect Surface Exposure Etch.
1. Optical microscope inspection.
2. Mesure etched depth with Tencor Alphastep.
15. Apply Photoresist.
1. Pre-bake Wafer at 120° C for 10 to 15 minutes.
2. Allow wafer to cool for 5 minutes.
3. Spin Shipely AZ 1350 J-SF Resist for 30 seconds at 4400 RPM.
4. Bake at 90° C for 12 minutes.
16. Align and Expose Mesa Mask.
1. Karl Suss Mask Aligner, High Precision Alignment Mode with 
contact pressure set to -0.6 bar.
2. Exposure time: 6.5 seconds.
17. Develop Photoresist.
I . I AZ 351 Developer : 5 DI.
2. Develop for approximately 30 seconds until clearfields visible.
3. Rinse in DI for 60 seconds, Blow Dry with N2.
4 . Inspect pattern.
18. Mesa Etch.
1. Prepare 3 H3PO4 : I H2O2 : 50 H2O etchant solution.
2. Etch for 2 minutes 30 seconds to remove 2500A of GaAs. 
(Etch rate o f 1000A  per minute.) 19
19. Strip Photoresist. .
1. Two 30-second rinses in ACE.
2. Thorough DI rinse, Blow diy with N2.
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20. InspectMesaEtch.
1. Optical microscope inspection.
2. Mesure etched depth with Tencor Alphastep.
21. WaferClean
1. 5 minutes in ACE, TCA, Methanol, and ACE
2. Thorough DI Rinse, N2 blow dry.
22. Apply Photoresist.
I . Pre-bake Wafer at 120°C for 10 to 15 minutes.
2. Allow wafer to cool for 5 minutes.
3. Spin Shipely AZ 1350J-SF Resist for 25 seconds at 4400 RPM.
4. Bake at precisely 84°C for 10 minutes.
23. Align and Expose N-type Alloy Contact Mask.
1. Karl Suss Mask Aligner, High Precision Alignment Mode with 
contact pressure set t o -0.6 bar.
2. Exposure time: 7.5 seconds.
24. Develop Photoresist - To be carried out in a fume hood!
1. Soak in Chlorobenzene for exactly 17 minutes.
2. Mix I AZ 351 Developer : 5 DI solution.
3. At conclusion of Chlorobenzene soak, carefully (Chlorobenzene is
a dangerous carcinogen!) blow dry with N 2.
4. Develop for approximately 30 seconds until clearfields visible.
5. Rinse in DI for 60 seconds, Blow dry with N2.
6. Inspect pattern.
25. NativeO xideRem ovalDip.
1. Mix I NH4OH : 40 H2O oxide etch solution.
2. Etch for 30 seconds to remove native oxide.
3. DI rinse for 60 seconds, thorough N2 blow dry.
4. Place wafer into E-Bedm evaporator immediately to minimize
re-formation of native oxide on exposed GaAs surface.
26. Evaporate Au-Ge-Ni-Ti Source/Drain Contacts in Varian E-Beam 
evaporator.
1. Pumpdown to 1.0 X IO*7 ton*.
2. 36 A Ni = 1 8 8  Hz. Beam current: 0.15 A
S. 125 A Ge = 391 Hz. Beam current: 0.2 A
4. 250 A Au = 2837 Hz. Beam current: 0.1 A
5. 125 A Ge = 392 Hz. Beam current: 0.2 A
6. 250 A Au = 2838 Hz. Beam current: 0.1 A
7. 50 A Ni = 261 Hz. Beam current: 0.15 A
8. 500 A Ti = 1326 Hz. Beam current: 0.08 A
9. 700 A Au = 7947 Hz. Beam current: 0.12 A
27. Liftoff N-type Alloy Contact Metallization.
Squirt and rinse with ACE until unwanted metalization is removed.
28. Optical Inspection o f N-type Alloy Contact Metalization.
29. Alloy Contacts in Marshall Oven for I minute at 350°C.
30. Inspection of N-type Contact Alloy.
I . Optical Inspection for change in Au-Ge-Ni surface morphology .
2. Electrically probe for ohmic source to drain conduction.
3. Ifelectrical probe shows inadequate results, repeat anneal 
at a higher oven temperature.
31. Apply Photoresist.
1. Pre-bake Wafer at 120°C for 10 to 15 minutes.
2. Allow wafer to cool for 5 minutes.
3V Spin AZ 135QJ-SF Positive Resist for 25 seconds at 4400 RPM.
4. Bake at precisely 84°C for 10 minutes.
32. Align and Expose P+ Contact Mask.
I . Karl Suss Mask Aligner, High Precision Alignment M ode with 
contact pressure set to -0.6 bar.
2. Exposure time: 7.5 seconds.
33. Develop Photoresist - To be carried out in a fume hood!
1. Soak in Chlorobenzene for exactly 17 minutes.
2. Mix I AZ 35IK Developer : 5 DI solution.
3. At conclusion of Chlorobenzene soak, carefully (Chlorobenzene is
a dangerous carcinogen!) blow dry with N2.
4. Develop for approximately 30 seconds until clearfields visible.
5. Rinse in DI for 60 seconds, Blow dry with N2.
6. Inspect pattern.
34. NativeO xideRem ovalDip.
I . Mix I NH4OH : 40 H2O oxide etch solution.
2. Etch for 30 seconds to remove native oxide.
Si DI rinse for 60 seconds, thorough N2 blow dry.
4. Place wafer into E-Beam evaporator immediately to minimize 
re-formation of native oxide on exposed GaAs surface.
35. EvaporateTi-AuP+ ContactsinVarianE-Beam  
evaporator.
I . Pumpdown to 1.0 X IO'7 torr.
2. 1000 A Ti = 2651 Hz. Beam current: 0.08 A
3. 2000 A Au = 11352 Hz. Beam current: 0.1 A
36. Liftoff Ti-Au P+ Contact Metallization.
Squirt and rinse with ACE until unwanted metalization is removed.
37. Optical Inspection o f Ti-Au Liftoff.
38. Clean Wafer.
1. 5 minute soaks in ACE, TCA, Methanol, and ACE.
2. Rinse thoroughly with DI, Blow dry with N2.
39. Apply Photoresist.
1. Pre-bake wafer at greater than 120°C for at least 15 minutes.
2. Allow wafer to cool for 5 minutes.
3. Apply 4% PMMA positive E-beam resist.
4. Spin PMMA for 30 seconds at 4000 RPM.
5. Bake for 4 hours at 160°C.
40. Direct E-beam write gate pattern.
41. DevelopsPMMA for gate Iiffoff.
I . Develop for 5 to 15 seconds in 3 Cellusolve : 7 Methanol.
2. Rinse for 60 seconds in Methanol.
3. N2 BI0W dry.
4 . Inspect Pattern.
Note: Steps 42 and 43 should be performed as rapidly as possible.
42. MESFET Gate Recess Etch.
I Prepare 3 H3PO4 : 1 H2O2:100  H2O etchant solution.
2. Etch for I minute 30 seconds to remove 750A of GaAs 
(Ideal etch rate of 500A per minute.)
3. Thorough DI rinse.
43. Ammonium Sulfide Surface Treat GaAs 
I . Soak wafer for 2 to 5 mihutes in saturated (N H ^ S  solution
This must be done in a Flouroware (NOT GLASS) beaker.
2. Thorough DI rinse, N2 blow dry.
3 . Place wafer into NRC themal evaporator iinmediately to minimize 
re-formation o f native oxide on exposed GaAs surface.
44. Thermally evaporate MESFET gates in NRC,
1, Do not turn on the ion gage at any time!
2. Pumpdown for at least I hour.
3. Evaporate aluminum with LN2 running through substrate holder,
4, Remove sample from NRC.
45. LiftoffM ESFETGateM etallization.
1. Squirt with ACE until unwanted metalization is removed.
2. DI Rinse, N2 blow dry.
46.
47.
Optical Inspection of MESFET Gate Liftoff.
Electrical Characterization.
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Appendix 2 - Epitaxial JFET 2 X 2  DCAM Array Runsheet
Steps 1-6 are performed by epitaxial growth staff.
1. Obtain(I(X))Semi-InsulatingGaAsSubstrate.
2. Prepare and Load Wafer for Epitaxial Growth.
3. Grow buffer layer.
I to 2fim unintentionally doped GaAs.
4. Grow sub-channel layer.
500A P (Beryllium) Doped GaAs (I.Q X IO17Zcm3).
5. Grow N-channel layer.
1300A N  (Silicon) Doped GaAs (4.0 X 1017/cm3).
6. Grow P+ Gate/Cap layer.
750A P+ (BeryUium) Doped GaAs (1.0 X IO19Zcm3). 78910*
7. Mount wafer face down on silicon wafer for backside evaporation.
1. Pre-bake GaAs and Silicon Wafer at 120°C for 10 to 15 minutes.
2. AUow wafer to cool for 5 minutes.
3. Apply Shipley AZ 1350J-SF Positive Resist.
4. Bake at 89-95 °C for at least 30 minutes.
8. Evaporate 3000A Au backside contact.
9. Resist Strip.
Two, I -minute Acetone rinses.
■ ■; I' '
10. Wafer Solvent Clean.
1. 5 minute ACE soak.
2. 5 minute TCA soak.
3. 5 minute Methanol soak.
4. 5 minute ACE soak.
5. DI rinse, N2 Dry [Note I].
11 . Apply Photoresist.
1. Pre-bake Wafer at 120°C for 10 to 15 minutes.
2. Allow wafer to cool for 5 minutes.
3* Apply Shipley AZ 1350J-SF Positive Resist.
4. Spin Resist for 30 seconds at 4400 RPM.
5. Bake at 84°G for exactly lO minutes.
12. Align and Expose Gate Mask (Darkfield),
1. Karl Suss Mask Aligner, High Precision Alignment Mode.
2. Exposure time: 7,5 seconds.
13. Develop Photoresist - To be carried out in a fume hood!
1. Soak in Chlorobenzene for exactly 17 minutes.
2. Mix I AZ 351 Developer : 5 DI solution.
3. At conclusion of Chlorobenzene soak, carefully
(Chlorobenzene is a dangerous carcinogen!) blow dry with N2.
4. Develop for approximately 30 seconds until clearfields visible.
5. Rinse in DI, Blow dry with N2.
6. Inspect pattern.
14. Native Oxide RemvalDip.
L Mix I NH4OH : 40 H2O oxide etch solution.
2. Etch for 30 seconds to remove native oxide.
3. DI rinse for 60 seconds, thorough N2 blow dry.
4. Place wafer into E-Beam evaporator immediately to minimize
re-formation of native oxide on exposed GaAs surface.
15. Evaporate Ti-Au Gates in Varian E-Beam evaporator.
I . Pumpdown to 1.0 X 10‘7 torr.
2. IOOOA Ti;
3. IOOOA Au.
16. E iftoffT i-AuG ate Metallization.
I. Squirt and rinse with ACE. 17
17. Optical Inspection of Ti-Au Gate Liftoff.
18. Apply Photoresist.
1. Pre-bake Wafer at 120°C for 10 to 15 minutes.
2. Allow wafer to cool for 5 minutes.
3. Apply Shipley AZ 1350J-SF Positive Resist.
4. Spin Resist for 30 seconds at 7000 RPM.
5. Bake at 85 to 90°C for 10 to 15 minutes.
19. Align and Expose Mesa Mask (Lightfield).
1. Karl Suss Mask Aligner, High Precision Alignment Mode.
2. Exposure time: 6.5 seconds.
20. Develop Photoresist.
1. Mix I AZ 351 Developer : 5 DI solution.
2. Develop for approximately 30 seconds until clearfields visible
3. Rinse in DI, Blow dry with N2.
4. Inspect pattern.
21. Hardbake Resist at 120 °C for 10 to 15 minutes.
22. MesaEtch.
1. Prepare 3 H3PO4 : 1 H2O2 :100 H2O etchant solution.
(Etch rate of 500A per minute.)
2. Etch enough to isolate active device areas.
Remove at least 1800 A (~ 4 minutes, 30 seconds).
23. Strip Photoresist.
1. Two 30-second rinses in ACE.
2. Thorough DI rinse, Blow dry with N2.
24. InspectMesaEtch.
1. Optical microscope inspection.
2. Measure etch depth with Tencor Alphastep (Optional).
25. Wafer Solvent Clean (Optional).
1. 5 minute ACE soak.
2. 5 minute TCA soak.
3. 5 minute Methanol soak.
4. 5 minute ACE soak.
5. DI rinse, N2 Dry [Note I].
26. Surface Exposure Etch.
1. FiU beaker with DI, cover with aluminum foil, and let stand
overnight to stabilize temperature for reproducable etch rate.
2. Prepare 3 H3PO4 : 1 H2O2 :100  H2O etchant solution.
3. Etch for ~85 seconds to remove P+ cap layer
(GaAs etch rate of 500A per minute).
27. Apply Photoresist.
1. Pre-bake Wafer at 120°C for 10 to 15 minutes.
2. Allow wafer to cool for 5 minutes.
3. Apply Shipley AZ 1350J-SF Positive Resist.
4. Spin Resist for 30 seconds at 4400 RPM.
5. Bake at 84°C for exactly lOminutes,
28. Align and Expose Ohmic Mask (Darkfield).
1. Karl Suss Mask Aligner, High Precision Alignment Mode.
2. Exposure time: 7.5 seconds.
29. Develop Photoresist - To be carried out in a fumehood!
I . Soak in Chlorobenzene for exactly 17 minutes.
2. Mix I AZ 351 Developer : 5 DI solution.
3. At conclusion of Chlorobenzene soak, carefixUy (Chlorobenzene
is a dangerous carcinogen!) blow dry with N 2.
4. Develop for approximately 30 seconds until clearfields visible.
5. Rinse in DI, Blow dry with N2.
6. Inspect pattern.
30. Native Oxide Remval Dip.
I . Mix I NH4OH : 40 H2O oxide etch solution.
2. Etch for 30 seconds to remove native oxide.
31. Evaporate Ohmic Contacts in Varian E-Beam evaporator,
1. Pumpdown to 1.0 XlO*7 torr.
2, 36 A Ni. '■
3v 125 A G e.
4. 250 A Au.
5. 125 A Ge. -
6. 250 A Au.
7. 50 A Ni. ■
8. 500 A Ti.
9. 700 A Au.
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Note: For best results, Steps 32 through 35 should be performed 
immediately following removal of wafers from the 
evaporator.
32. Liftoff Ohmic Contact Metallization.
1. Squirt and rinse with ACE.
2. DI rinse, N2 Dry [Note I].
33. Lispect Metalization.
34. Sinter Contacts in Marshall Oven for 2 minutes at 350°C.
35. Inspection of Ohmic Contact Alloy.
1. Optical Inspection for change in Ohmic Metal morphology.
2. Electrically probe for ohmic source to drain conduction.
3. If electrical probe shows inadequate results, repeat anneal
at a higher oven temperature.
36. Wafer Solvent Clean.
I . 5 minute ACE soak.
2. 5 minute TCA soak. —
3. SminuteM ethanolsoak.
4. 5 minute ACE soak.
5. DI rinse, N2 Dry [Note I].
37. Apply Polyimide.
1. Prebake wafer at 120 °C for 15 minutes.
2. Allow wafer to cool for 5 minutes.
3. Mix 3 parts DuPont Pyralin 2555 Polyimide with
I part DuPont T-90XX Thinner.
3. Spin on thinned Polyimide coating at 7000 RPM for 40 seconds.
4. Bake precisely at 150 0C for 15 minutes.
38. Apply Photoresist.
1. If more than 5 minutes has elapsed since completion of Step 37,
Pre-bake Wafer at 120°C for 10 to 15 minutes.
2. Allow wafer to cool for at least 5 minutes.
3. Apply Shipley AZ 1350J-SF Positive Resist.
4. Spin Resist for 40 seconds at 7000 RPM.
5. Bake precisely at 84 °C for 10 minutes.
Align iand Expose Via Mask (Darkfield).
1. Karl Suss Mask Aligner, High Precision Alignment Mode.
2. Exposure time: 7.5 seconds.
40. Develop Photoresist and Polyimide Vias.
1. Mix I AZ 351 D eveloper: 5 DI solution.
2. Develop for exactly 60 seconds, after which
clearfields should be visible.
3. Rinse in DI, N2 dry.
4. Inspect pattern.
41. Strip Photoresist.
1. Two 30-second rinses in ACE.
2. Thorough DI rinse, N2dty [Note I].
42. Inspect Polyimide Vias.
1. Optical microscope inspection.
2. Measure Polyimide thickness with Tencor Alphastep (Optional)
43. Polyimide Final Cure.
Bake at 225 0C for 2 hours.
44. Wafer Solvent Clean.
1. 5 minute ACE soak.
2. 5 minute TCA soak.
3. 5 minute Methanol soak.
4. 5 minute ACE soak.
5. DI rinse, N2 Dry [Note I].
45. Apply Photoresist.
1. Pre-bake Wafer at 120°C for 10 to 15 minutes.
2. AUdw wafer to cool for 5 minutes.
3. Apply Shipley AZ 1350J-SF Positive Resist. {
4. Spin Resist for 30 seconds at 4400 RPM.
5. Bake at S4°C for exactly 10 minutes.
46. Align and Expose Interconnect Mask (Darkfield).
I . Karl Suss Mask Aligner, High Precision Alignment Mode.
2. Exposure time: 7.5 seconds.
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47. Develop Photoresist - Tp be carried out in a fume hood!
1. Soak in Chlorobenzene for exactly 17 minutes.
2. Mix I AZ 351 Developer : 5 DI solution.
3. At conclusion o f Chlorobenzene soak, carefully 
(Chlorobenzene is a dangerous carcinogen!) blow dry with N2.
4. Develop for approximately 30 seconds until clearfields visible.
5. Rinse in DI, Blow dry with N2.
6. Inspect pattern.
48. Evaporate Au Interconnect in Varian E-Beam evaporator. 
I. Pumpdown to 1.0 X IO'7 torr.
2 3Q00A Au.
49. Liftoff Au Interconnect Metallization.
I. Squirt and rinse with ACE.
50. Optical Inspection o f Au Interconnect Liftoff.
51. Initial Electrical Characterization.
52. Apply Protective Photoresist Layer.
1. Pre-bake Wafer at 120°C for 10 to 15 minutes.
2. Allow wafer to cool for 5 minutes.
3. Apply Shipley AZ 1350J-SF Positive Resist.
4. Spin Resist for 30 seconds at 4400 RPM.
5. Bake at 84 to 90 °C for 10 to l5  minutes.
53. Separate die using diamond scribe.
(400 pm die border spacing).
54. Strip Photoresist.
Two, I-minute soaks in Acetone.
55. Mount die in 24-Pin DIP package.
56. Wirebond.
57. Functional Electrical Characterization.
[Note I]: DI rinse implies that the beaker is filled and dumped 
at least 10 times.
VITA
VITA
Philip G. Neudeck/'rQceived^the'^.S-.Ei.E. degree with honors in 1986 
and the M.S.E.E degree in 1987 from Purdue University at West Lafayette, 
Indiana. Upon successful completion of the Ph. D. degree in Electrical 
Engineering at Purdue University, he w ill be heading to NASA Lewis 
Research Center in Cleveland, Ohio to work on SiC devices for high- 
temperature applications. He is currently a member of IEEE, The 
Electrochemical Society, Eta Kappa Nu, and Tau Beta Pi.
